Nothing Special   »   [go: up one dir, main page]

CN103681606B - 三维(3d)扇出封装机制 - Google Patents

三维(3d)扇出封装机制 Download PDF

Info

Publication number
CN103681606B
CN103681606B CN201210576132.XA CN201210576132A CN103681606B CN 103681606 B CN103681606 B CN 103681606B CN 201210576132 A CN201210576132 A CN 201210576132A CN 103681606 B CN103681606 B CN 103681606B
Authority
CN
China
Prior art keywords
interconnection structure
layer
interconnection
package part
semiconductor element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210576132.XA
Other languages
English (en)
Other versions
CN103681606A (zh
Inventor
林俊成
张进传
洪瑞斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Publication of CN103681606A publication Critical patent/CN103681606A/zh
Application granted granted Critical
Publication of CN103681606B publication Critical patent/CN103681606B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49894—Materials of the insulating layers or coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139—Silver (Ag) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/82001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/82005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H01L2224/83815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06568—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)

Abstract

本发明公开了三维(3D)扇出封装机制。形成半导体器件封装件的机制由于其相对简单的工艺流程而提供了低成本的制造工艺。通过形成具有能够将一个或多个管芯接合到封装结构下方的(一层或多层)再分配层的互连结构，大幅减少了整个封装件的翘曲。此外，在不使用模塑料的情况下形成互连结构，减少了颗粒污染。翘曲和颗粒污染的减少提高了成品率。而且，由于一个或多个管芯安装在封装结构和互连结构之间的间隔下方，所形成的半导体器件封装件具有低形状因数。

Description

三维(3D)扇出封装机制
技术领域
本发明涉及半导体封装，更具体而言，涉及三维(3D)扇出封装机制。
背景技术
随着半导体技术的持续发展，半导体芯片/管芯变得越来越小。同时，更多的功能被集成到半导体管芯中。于是，半导体管芯具有封装到更小区域中的越来越多的输入/输出(I/O)焊盘。因此，半导体管芯的封装变得更加重要并且更具挑战性。
发明内容
为了解决现有技术中存在的问题，根据本发明的一方面，提供了一种半导体封装件，包括：互连结构，其中所述互连结构包括再分配层(RDL)；半导体管芯，通过多个第一接合结构接合到所述互连结构，其中所述互连结构的RDL使得所述半导体管芯能够扇出连接；以及封装结构，通过多个第二接合结构接合到所述互连结构，其中所述半导体管芯置放置在所述封装结构和所述互连结构之间的间隔中。
在所述的半导体封装件中，所述互连结构包括被一层或多层介电层围绕的导电结构。
在所述的半导体封装件中，所述互连结构包括被一层或多层介电层围绕的导电结构，其中，所述一层或多层介电层由感光聚合物形成。
在所述的半导体封装件中，所述互连结构的厚度等于或小于约30μm。
在所述的半导体封装件中，被模塑层覆盖的所述互连结构和所述封装结构的总厚度介于约350μm至约1050μm的范围内。
在所述的半导体封装件中，所述封装结构面向所述互连结构的第二表面的第一表面和所述第二表面之间的距离介于约100μm至约400μm的范围内。
在所述的半导体封装件中，多个连接元件与位于与所述半导体管芯和所述封装结构相对的表面上的互连结构接合。
所述的半导体封装件还包括：邻近所述半导体管芯的另一半导体管芯，其中另一半导体管芯与所述互连结构接合并且放置在所述封装结构和所述互连结构之间的间隔中。
在所述的半导体封装件中，所述封装结构包括两个或更多个半导体管芯。
在所述的半导体封装件中，所述互连结构包括用于与所述半导体管芯形成第一接合结构的第一连接件，以及用于与所述封装结构形成第二接合结构的第二连接件，其中所述第一连接件的第一宽度小于所述第二连接件的第二宽度。
在所述的半导体封装件中，所述互连结构包括用于与所述半导体管芯形成第一接合结构的第一连接件，以及用于与所述封装结构形成第二接合结构的第二连接件，其中所述第一连接件的第一宽度小于所述第二连接件的第二宽度，其中，所述第一连接件和所述第二连接件都包括阻挡层。
在所述的半导体封装件中，所述互连结构包括用于与所述半导体管芯形成第一接合结构的第一连接件，以及用于与所述封装结构形成第二接合结构的第二连接件，其中所述第一连接件的第一宽度小于所述第二连接件的第二宽度，其中，所述第一连接件和所述第二连接件都包括导电层。
在所述的半导体封装件中，所述互连结构包括用于与所述半导体管芯形成第一接合结构的第一连接件，以及用于与所述封装结构形成第二接合结构的第二连接件，其中所述第一连接件的第一宽度小于所述第二连接件的第二宽度，其中，所述第一宽度介于约20μm至约100μm的范围内。
在所述的半导体封装件中，所述互连结构包括用于与所述半导体管芯形成第一接合结构的第一连接件，以及用于与所述封装结构形成第二接合结构的第二连接件，其中所述第一连接件的第一宽度小于所述第二连接件的第二宽度，其中，所述第二宽度介于约100μm至约400μm的范围内。
根据本发明的另一方面，提供了一种半导体封装件，包括：互连结构，其中所述互连结构包括再分配层(RDL)，其中所述互连结构的厚度等于或小于约30μm；半导体管芯，通过多个第一接合结构接合到所述互连结构，其中所述互连结构的RDL使得所述半导体管芯能够扇出连接；以及封装结构，通过多个第二接合结构接合到所述互连结构，其中所述半导体管芯被放置在所述封装结构和所述互连件结构之间的间隔中。
根据本发明的又一方面，提供了一种形成半导体封装件的方法，包括：提供其上设置有粘附层的载具；在所述粘附层上形成互连结构；将半导体管芯放置在所述互连结构的表面上；将封装结构放置在所述互连结构的表面上，其中所述半导体管芯安装在所述互连结构和所述封装结构之间的间隔中；以及实施回流以将所述封装结构接合到所述互连结构。
在所述的方法中，所述回流还将所述半导体管芯接合到所述互连结构。
所述的方法还包括：在将所述半导体管芯放置在所述互连结构的表面上之后以及在放置所述封装结构之前实施另一回流。
在所述的方法中，所述互连结构包括再分配层(RDL)，并且所述互连层的RDL使得所述半导体管芯能够扇出连接。
在所述的方法中，所述互连结构包括与所述半导体管芯接合的第一接触件和与所述封装结构接合的第二接触件，其中所述第一接触件小于所述第二接触件。
附图说明
为了更充分地理解实施例及其优点，现在将参考结合附图所进行的以下描述，其中：
图1A是根据一些实施例的封装件的截面图。
图1B是根据一些实施例的封装件的一部分的截面图。
图1C是根据一些实施例的与互连结构接合的两个管芯的截面图。
图2A至图2G是根据一些实施例形成互连结构的连续工序流程的截面图。
图3A至图3H是根据一些实施例形成封装件的连续工艺流程的截面图。
具体实施方式
在下面详细论述本发明实施例的制造和使用。然而，应该理解，实施例提供了许多可以在各种具体环境中实现的可应用的发明构思。所论述的具体实施例是示例性的，而不用于限制本发明的范围。
图1A是根据一些实施例的封装件100的截面图。封装件100包括封装结构110和管芯120。封装结构110包括半导体管芯111和112。在一些实施例中，半导体管芯111和112中的每一个都包括如用于半导体集成电路制造的半导体衬底，并且可以在其中和/或在其上形成集成电路。半导体衬底指的是包含半导体材料的任何结构，包括但不限于体硅、半导体晶圆、绝缘体上硅(SOI)衬底或者硅锗衬底。还可以使用包括III族、IV族和V族元素的其他半导体材料。半导体衬底还可以包括多个隔离部件(未示出)，诸如浅沟槽隔离(STI)部件或者硅的局部氧化(LOCOS)部件。隔离部件可以限定和隔离各种微电子元件。可以在半导体衬底中形成的各种微电子元件的实例包括晶体管(例如，金属氧化物半导体场效应晶体管(MOSFET)、互补金属氧化物半导体(CMOS)晶体管、双极结型晶体管(BJT)、高电压晶体管、高频晶体管、p沟道和/或n沟道场效应晶体管(PFET/NFET)等)；电阻器；二极管；电容器；电感器；熔丝；以及其他合适的元件。实施形成各种微电子元件的各种工艺包括沉积、蚀刻、注入、光刻、退火和/或其他合适的工艺。将微电子元件互连以形成集成电路器件，诸如逻辑器件、存储器器件(例如SRAM)、RF器件、输入/输出(I/O)器件、芯片上系统(SoC)器件、它们的组合以及其他合适的器件类型。
半导体管芯111和112设置在衬底115上，在衬底115的表面上具有接触件116。如图1A所示，封装结构110的衬底115具有使衬底115的一个表面上的接触件116与衬底的相反表面上的接触件118连接的互连结构117。根据一些实施例，通过引线113和114分别将半导体管芯111和112电连接至接触件116。还可以通过其他方式使半导体管芯111和112连接至接触件116。衬底115中的互连结构117可以包括金属线和通孔。在一些实施例中，互连结构117的通孔包括衬底通孔(TSV)或衬底穿孔(TSH)。位于衬底115的相反表面上的接触件118包括金属焊盘。在与互连结构130接合之前，接触件118还可以包括焊料层(未示出)。焊料层形成各个连接件119的一部分。将诸如焊料凸块或焊料球的连接件119接合到接触件118。在一些实施例中，连接件119的宽度(或直径)介于约100μm至约400μm的范围内。连接件119和接触件118形成接合结构124。
如上所述，封装件100还包括管芯120。管芯120具有接触件122，其被一层或多层钝化层(未示出)围绕。在一些实施例中，接触件122包括金属焊盘123和在金属焊盘123上方形成的凸块。接触件122的凸块可以是焊料凸块和/或可以包括铜柱。接触件122的焊料凸块形成管芯120和互连结构130之间的接合结构125。在一些实施例中，接合结构125的宽度(或直径)介于约20μm至约100μm的范围内。根据一些实施例，连接件119大于接触件122。
封装结构110的底面与互连结构130的顶面之间的距离在图1A中标记为H1。在一些实施例中，H1介于约100μm至约400μm的范围内。图1A还示出管芯120的厚度H2。H2小于H1，这容许管芯120利用封装结构110和互连结构130之间的间隔。
如图1A所示，封装结构110和管芯120设置在互连结构130上方并且与互连结构130电连接。互连结构130包括一层或多层介电层，诸如介电层131和132。介电层131和132可以是软的(或者易弯曲的)以吸收在形成封装件100中所涉及的(一个或多个)接合工艺的应力。用于介电层131和132中的每一个的材料都可以选自可光定义的阻焊剂(photo-definable solder resists)；诸如聚酰亚胺、聚苯并恶唑(PBO)、苯并环丁烯(BCB)、模塑料的聚合物等。
互连结构130的小接触件133与管芯120上的接触件122接合以形成接合结构125。而且互连结构130的大接触件134与封装结构110的连接件119接合以形成接合结构124。根据一些实施例，小接触件133小于大接触件134。而且，互连结构130的接触件135与连接元件140接合，连接元件140用于与诸如印刷电路板(PCB)的外部衬底或另一封装件形成外部连接。连接元件140的高度在图1A中标记为H5。在一些实施例中，H5介于约100μm至约400μm的范围内。
在一些实施例中，介电层131的厚度介于约3μm至约25μm的范围内。在一些实施例中，钝化层132的厚度介于约3μm至约15μm的范围内。互连结构130的总厚度在图1A中标记为H3。在一些实施例中，H3介于约6μm至约30μm的范围内。在一些实施例中，H3等于或小于约30μm。在一些实施例中，H3等于或小于约25μm。
在图1A的实施例中，接触件135与金属线136连接，金属线136提供接合结构125、124和126之间的电连接。金属线136充当再分配层(RDL)并且使得管芯120能够扇出连接，该扇出连接允许超出管芯120的边缘(或边界)外的电连接。图1A的实施例仅包括一层金属层。然而，(一层或多层)RDL可以包括多层金属层，其可以通过通孔互连。在一些实施例中，接触件133和134包括凸块下金属(UBM)层211，其可以充当接触件133、134和接触件135之间的扩散阻挡层和能够电镀层(plating-enabling layer)。下面提供更多详细描述。
在一些实施例中，接触件133的宽度介于约20μm至约100μm的范围内。在一些实施例中，接触件134的宽度介于约100μm至约400μm的范围内。在图1A的实施例中，接触件135包括导电层208和阻挡层205。下面提供对这些层及其形成方法的更多详细描述。
在图1A的实施例中，封装结构110被模塑层(或模塑料)145覆盖。在一些实施例中，模塑层145包括环氧树脂、硅、二氧化硅填充剂和/或其他类型的聚合物。在图1A的实施例中，模塑层145还填充封装结构110和互连结构130之间的间隔。在一些实施例中，模塑层145还充当底部填充物(UF)并填充管芯120和互连结构130之间的间隔。在这种情况下，模塑层145是底部填充模塑(MUF)料，并且在将管芯120和封装结构110接合到互连结构130之后施加到互连结构130的表面上。在一些实施例中，在管芯120接合到互连结构130之后施加底部填充物144，如根据一些实施例的图1B所示。在施加底部填充物144之后，然后将封装结构110放置在互连结构130上方并且使其与互连结构130接合。位于互连结构130上方的封装结构110的厚度在图1A中标记为H4。在一些实施例中，H4介于约350μm至约1000μm的范围内。封装件110和互连结构130的总厚度在图1A中标记为H6。在一些实施例，H6介于约350μm至1050μm的范围内。H6小于诸如介于约1000μm至约1500μm范围内的其他封装结构。因此，封装件100具有小的Z轴形状因数(或封装件100的总厚度)。
在图1A的实施例中，将管芯120和封装结构110接合到互连结构130。在一些实施例中，在封装结构110下方具有多于一个的管芯。在图1C的实施例中，根据一些实施例，将两个管芯120’和120”接合到互连结构130’。在图1C的实施例中，将封装结构110’放置在管芯120’和120”的上方。
图2A至图2G是根据一些实施例形成互连结构130的连续工艺流程的截面图。在图2A中，在载具201上形成粘附层202。根据一些实施例，载具201由玻璃制成。然而，其他材料也可以用于载具201。粘附层202设置(例如，层压)在载具201上。粘附层202可以由胶形成，或者可以是由箔形成的层压层。根据一些实施例，如图2B所示，在形成粘附层202之后，形成并且图案化钝化层203从而在粘附层202上形成接触开口204。在一些实施例中，钝化层203是介电材料。在一些实施例中，钝化层203是聚合物。在一些实施例中，钝化层203是感光聚合物并且可以在没有光刻胶层的情况下进行图案化。
根据一些实施例，如图2C所示，在形成接触开口204之后，形成阻挡层205以覆盖载具201上的钝化层203的暴露表面。阻挡层205是导电层并且阻止为填充开口204而沉积的铜的扩散。在一些实施例中，阻挡层205由Ti制成。在一些实施例中，在阻挡层205上方形成铜晶种层(未示出)。在一些实施例中，通过物理汽相沉积(PVD)沉积阻挡层205和/或铜晶种层。在形成阻挡层205之后，然后在阻挡层上方形成光刻胶层206。在图2C中，光刻胶层206形成在阻挡层205上方。在一些实施例中，通过旋涂工艺(湿法工艺)形成光刻胶层206。在一些其他实施例中，光刻胶层206是干光刻胶层，其粘附于阻挡层205的表面，阻挡层205的表面可以被铜晶种层(未示出)覆盖。如图2C所示，然后图案化光刻胶层206以限定用于形成互连的开口207。
在图2D中，根据一些实施例，在开口207和204中形成导电层208。在一些实施例中，导电层208是由铜或铜合金形成。根据一些实施例，导电层208包括诸如铝、镍、金、银、铂的(一种或多种)金属，上述金属的合金，或者它们的组合。在一些实施例中，通过镀法形成导电层208。根据一些实施例，通过诸如化学机械抛光(CMP)的去除工艺去除多余的导电层208或者导电层208太厚的区域。然后去除光刻胶层206。例如，如果光刻胶层206是干光刻胶膜，则其可以通过剥离去除。在一些实施例中，通过蚀刻工艺去除光刻胶层206。在去除光刻胶层206之后，暴露出阻挡层205被光刻胶层206覆盖的部分。然后如图2D所示，去除阻挡层205的暴露部分。在一些实施例中，通过蚀刻工艺去除阻挡层205的暴露部分。
在图2E中，根据一些实施例，在钝化层203和导电层208的上方沉积另一钝化层209并对其进行图案化。在一些实施例中，钝化层209是介电材料。在一些实施例中，钝化层209是聚合物。在一些实施例中，钝化层209是感光聚合物并且可以在没有光刻胶层的情况下进行图案化。图案化工艺形成开口210。根据一些实施例，在形成开口210之后，在钝化层209的表面上沉积凸块下金属(UBM)层211。在一些实施例中，UBM层211包括扩散阻挡层和晶种层。在一些实施例中，扩散阻挡层还可以充当粘附层(或者胶合层)。扩散阻挡层可以由Ta、TaN、Ti、TiN或它们的组合形成。晶种层是由用于能够后续沉积导电层的材料形成。在一些实施例中，UBM层211包括由Ti形成的扩散阻挡层和由Cu形成的晶种层。在一些实施例中，通过物理汽相沉积(PVD)(或溅射)方法沉积诸如Ti层的扩散阻挡层和诸如Cu层的晶种层。
根据一些实施例，如图2F所示，在形成UBM层211之后，在UBM层上方形成光刻胶层212。光刻胶层212可以是干光刻胶或湿光刻胶。图案化光刻胶层212以限定与开口210基本对准的开口213。在完成图案化工艺之后，形成用于填充开口210和213的导电层214。在一些实施例中，导电层214包括铜、铝、铜合金或其他流动性导电材料。在一些实施例中，导电层214由焊料形成。
在一些实施例中，导电层214包括两个子层。一个子层是金属层，其由铜、铝、铜合金或具有低电阻率的其他导电材料形成。覆盖先前提到的子层的另一子层由焊料形成。在一些实施例中，根据一些实施例，如图2G所示，形成覆盖导电层214的保护层215。在一些实施例中，保护层215是可选的。之后，去除光刻胶层212，并且还去除由于光刻胶层的去除而暴露的UBM层211。在一些实施例中，通过镀法沉积导电层214。保护层215保护导电层214的表面不被氧化。在一些实施例中，保护层是由Ni或者一种有机表面保护(OSP)材料形成。在一些实施例中，UBM层211、导电层214以及可选的保护层215形成接触件133和134。图2G所示的接触件是接触件133或134。
根据一些实施例，UBM层211和导电层214形成凸块结构。在一些实施例中，凸块结构是铜柱。形成铜柱的材料、结构以及形成方法的示例性细节记载在2010年7月29日提交的名称为“Mechanisms for Forming CopperPillar Bumps(形成铜柱凸块的机制)”(代理人案卷号TSMC2010-0205)的美国专利申请12/846,353中，将该申请的全部内容引入本文中。根据一些实施例，如图2G所示的形成在粘附层202上方的结构是互连结构130。
图3A至图3H是根据一些实施例形成封装件100的连续工艺流程的截面图。在图3A的实施例中，在位于载具301上方的粘附层302上形成互连结构130。根据一些实施例的互连结构130的形成工艺和部件已在上文图2A至图2G中描述了。在一些实施例中，载具301与载具201类似，并且粘附层302与粘附层202类似。根据一些实施例，如图3B所示，在形成互连结构130之后，将管芯120放置在互连结构130上方。如图1A的更详细视图中所示，管芯120上的接触件122直接放置在互连结构130的接触件133上方并且与该接触件133接触。在一些实施例中，实施回流工艺以将接触件122接合到接触件133。在一些实施例中，在将接触件122和133接合到一起之后，施加底部填充物(UF)来填充管芯120和互连结构130的表面之间的间隔。图1B示出填充管芯120和互连结构130的表面之间的间隔的底部填充物144。如上所述，在一些实施例中未实施底部填充物的回流和施加，如图3B所示。
根据一些实施例，如图3C所示，在将管芯120放置在互连结构130上之后，将封装结构110放置在互连结构130上。如图1A所述，将封装结构110上的连接件119直接放置在互连结构130上的接触件134的上方并且与该接触件134接触。如上所述，接触件134大于接触件133，因为封装结构110的连接件119大于管芯120上的接触件122。
之后，根据一些实施例，如图3D所示，实施回流工艺以使接触件134和连接件119接合并且还使接触件133与接触件122接合。回流工艺将管芯120和封装结构110都接合到互连结构130。如上所述，在将管芯120放置在互连结构130上之后可以实施回流。在这种情况下，如图3D所描述，回流仅将接触件134接合到连接件119。
在完成回流工艺之后，根据一些实施例，如图3E所示，施加模塑层145以覆盖封装结构110和管芯120。如上所述，在一些实施例中，模塑层145还充当底部填充物(UF)并且填充管芯120和互连结构130之间的间隔。然而，在一些其他实施例中，模塑层145还底部填充管芯120。
在图3F中，根据一些实施例，去除载具301和粘附层302。如图2C所述，形成阻挡层205以内衬开口204。去除阻挡层205(例如Ti层)以暴露导电层208，根据一些实施例导电层208由铜制成。
在图3G中，根据一些实施例，将诸如焊料球的连接元件140安装在互连结构130的表面上以与接触件135接合。接合工艺还包括回流。
在将连接元件140接合到互连结构130之后，将图3G示出的封装结构固定到胶带，该胶带被固定到载具(未示出)。然后对图3G的带有固定后的封装结构的载具进行切割工艺以将封装件100分成单独的封装件。在切割工艺之后，从每一个封装件100分离胶带和载具(从载具除去胶带并除去接合)。图3H示出切割和除去胶带/除去接合工艺之后的封装件100。
在管芯120、封装结构110、连接元件140和互连结构130之间形成的接合结构仅是一些实施例。具有不同形状和材料层的其他类型的接合结构也是可能的。
由于相对简单的工艺流程，上面所述的形成半导体器件封装件的机制提供低成本的制造工艺。通过形成具有能够在封装结构下方接合一个或多个管芯的(一层或多层)再分配层的互连结构，大幅减少了整个封装件的翘曲。此外，在不使用模塑料的情况下形成互连结构，减少了颗粒污染。翘曲和颗粒污染的减少提高了成品率。而且，由于一个或多个管芯安装在封装结构和互连结构之间的间隔下方，所形成的半导体器件封装件具有低形状因数。
在一些实施例中，提供了一种半导体封装件。半导体封装件包括互连结构，而互连结构包括再分配层(RDL)。半导体封装件还包括通过多个第一接合结构接合到互连结构的半导体管芯，并且互连层的RDL使得半导体管芯能够扇出连接。半导体管芯进一步包括通过多个第二接合结构接合到互连结构的封装结构，并且半导体管芯被放置在封装结构和互连结构之间的间隔中。
在一些其他实施例中，提供一种半导体封装件。半导体封装件包括互连结构，而互连结构包括再分配层(RDL)。互连结构的厚度等于或小于约30μm。半导体封装件还包括通过多个第一接合结构接合到互连结构的半导体管芯，并且互连层的RDL使得半导体管芯能够扇出连接。半导体封装件还包括通过多个第二接合结构接合到互连结构的封装结构，并且半导体管芯被放置在封装结构和互连结构之间的间隔中。
在又一些其他实施例中，提供一种形成半导体封装件的方法。该方法包括：提供其上设置有粘附层的载具，并且在粘附层上形成互连结构。该方法还包括将半导体管芯放置在互连结构的表面上，并且将封装结构放置在互连结构的表面上。半导体管芯安装在互连结构和封装结构之间的间隔中。该方法还包括实施回流以将封装结构接合到互连结构。
尽管已经详细地描述了实施例及其优势，但应该理解，可以在不背离所附权利要求限定的实施例的构思和范围的情况下，进行各种改变、替换和更改。而且，本申请的范围并不仅限于本说明书中描述的工艺、机器、制造、材料组分、装置、方法和步骤的特定实施例。作为本领域普通技术人员根据本发明应很容易理解，根据本发明可以利用现有的或今后开发的用于执行与本文所述相应实施例基本上相同的功能或者获得基本上相同的结果的工艺、机器、制造、材料组分、装置、方法或步骤。因此，所附权利要求预期在其范围内包括这样的工艺、机器、制造、材料组分、装置、方法或步骤。此外，每条权利要求构成单独的实施例，并且多个权利要求和实施例的组合在本发明的范围内。

Claims (18)

1.一种半导体封装件，包括：
互连结构，其中所述互连结构包括再分配层(RDL)，所述互连结构包括一层或多层介电层，所述一层或多层介电层是易弯曲的以吸收在所述半导体封装中所涉及的接合工艺的应力；
半导体管芯，通过多个第一接合结构接合到所述互连结构，其中所述互连结构的再分配层使得所述半导体管芯能够扇出连接；
封装结构，通过多个第二接合结构接合到所述互连结构，其中所述半导体管芯放置在所述封装结构和所述互连结构之间的间隔中；以及
模塑层，覆盖所述封装结构，充当底部填充物并填充所述间隔；
其中，所述接合工艺包括所述多个第一接合结构和所述多个第二接合结构的接合工艺，
其中，所述互连结构包括用于与所述半导体管芯形成第一接合结构的第一连接件，以及用于与所述封装结构形成第二接合结构的第二连接件，其中所述第一连接件的第一宽度小于所述第二连接件的第二宽度。
2.根据权利要求1所述的半导体封装件，其中，所述互连结构包括被所述一层或多层介电层围绕的导电结构。
3.根据权利要求2所述的半导体封装件，其中，所述一层或多层介电层由感光聚合物形成。
4.根据权利要求1所述的半导体封装件，其中，所述互连结构的厚度等于或小于30μm。
5.根据权利要求1所述的半导体封装件，其中，被模塑层覆盖的所述互连结构和所述封装结构的总厚度介于350μm至1050μm的范围内。
6.根据权利要求1所述的半导体封装件，其中，所述封装结构面向所述互连结构的第二表面的第一表面和所述第二表面之间的距离介于100μm至400μm的范围内。
7.根据权利要求1所述的半导体封装件，其中，多个连接元件与位于与所述半导体管芯和所述封装结构相对的表面上的互连结构接合。
8.根据权利要求1所述的半导体封装件，还包括：
邻近所述半导体管芯的另一半导体管芯，其中另一半导体管芯与所述互连结构接合并且放置在所述封装结构和所述互连结构之间的间隔中。
9.根据权利要求1所述的半导体封装件，其中，所述封装结构包括两个或更多个半导体管芯。
10.根据权利要求1所述的半导体封装件，其中，所述第一连接件和所述第二连接件都包括阻挡层。
11.根据权利要求1所述的半导体封装件，其中，所述第一连接件和所述第二连接件都包括导电层。
12.根据权利要求1所述的半导体封装件，其中，所述第一宽度介于20μm至100μm的范围内。
13.根据权利要求1所述的半导体封装件，其中，所述第二宽度介于100μm至400μm的范围内。
14.一种半导体封装件，包括：
互连结构，其中所述互连结构包括再分配层(RDL)，其中所述互连结构的厚度等于或小于30μm，所述互连结构包括一层或多层介电层，所述一层或多层介电层是易弯曲的以吸收在所述半导体封装中所涉及的接合工艺的应力；
半导体管芯，通过多个第一接合结构接合到所述互连结构，其中所述互连结构的再分配层使得所述半导体管芯能够扇出连接；
封装结构，通过多个第二接合结构接合到所述互连结构，其中所述半导体管芯被放置在所述封装结构和所述互连件结构之间的间隔中；以及
模塑层，覆盖所述封装结构，充当底部填充物并填充所述间隔；
其中，所述接合工艺包括所述多个第一接合结构和所述多个第二接合结构的接合工艺，
其中，所述互连结构包括用于与所述半导体管芯形成第一接合结构的第一连接件，以及用于与所述封装结构形成第二接合结构的第二连接件，其中所述第一连接件的第一宽度小于所述第二连接件的第二宽度。
15.一种形成半导体封装件的方法，包括：
提供其上设置有粘附层的载具；
在所述粘附层上形成互连结构，其中，所述互连结构包括一层或多层介电层，所述一层或多层介电层是易弯曲的以吸收在所述半导体封装中所涉及的接合工艺的应力；
将半导体管芯放置在所述互连结构的表面上；
将封装结构放置在所述互连结构的表面上，其中所述半导体管芯安装在所述互连结构和所述封装结构之间的间隔中；
实施回流以将所述封装结构接合到所述互连结构，其中，所述互连结构包括与所述半导体管芯接合的第一接触件和与所述封装结构接合的第二接触件，其中所述第一接触件小于所述第二接触件；以及
施加模塑层以覆盖所述封装结构和所述半导体管芯，
所述接合工艺包括回流。
16.根据权利要求15所述的形成半导体封装件的方法，其中，所述回流还将所述半导体管芯接合到所述互连结构。
17.根据权利要求15所述的形成半导体封装件的方法，还包括：
在将所述半导体管芯放置在所述互连结构的表面上之后以及在放置所述封装结构之前实施另一回流。
18.根据权利要求15所述的形成半导体封装件的方法，其中，所述互连结构包括再分配层(RDL)，并且所述互连层的再分配层使得所述半导体管芯能够扇出连接。
CN201210576132.XA 2012-08-29 2012-12-26 三维(3d)扇出封装机制 Active CN103681606B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/597,868 2012-08-29
US13/597,868 US8872326B2 (en) 2012-08-29 2012-08-29 Three dimensional (3D) fan-out packaging mechanisms

Publications (2)

Publication Number Publication Date
CN103681606A CN103681606A (zh) 2014-03-26
CN103681606B true CN103681606B (zh) 2018-06-08

Family

ID=50098534

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210576132.XA Active CN103681606B (zh) 2012-08-29 2012-12-26 三维(3d)扇出封装机制

Country Status (5)

Country Link
US (6) US8872326B2 (zh)
KR (2) KR20140030014A (zh)
CN (1) CN103681606B (zh)
DE (1) DE102013101192B4 (zh)
TW (1) TWI549249B (zh)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8847412B2 (en) * 2012-11-09 2014-09-30 Invensas Corporation Microelectronic assembly with thermally and electrically conductive underfill
US9123789B2 (en) * 2013-01-23 2015-09-01 United Microelectronics Corp. Chip with through silicon via electrode and method of forming the same
US9953907B2 (en) * 2013-01-29 2018-04-24 Taiwan Semiconductor Manufacturing Company, Ltd. PoP device
US9936579B2 (en) * 2013-02-01 2018-04-03 Apple Inc. Low profile packaging and assembly of a power conversion system in modular form
US8878350B1 (en) * 2013-04-12 2014-11-04 Maxim Integrated Products, Inc. Semiconductor device having a buffer material and stiffener
US10192810B2 (en) 2013-06-28 2019-01-29 Intel Corporation Underfill material flow control for reduced die-to-die spacing in semiconductor packages
US9620580B2 (en) * 2013-10-25 2017-04-11 Mediatek Inc. Semiconductor structure
KR101538573B1 (ko) 2014-02-05 2015-07-21 앰코 테크놀로지 코리아 주식회사 반도체 디바이스의 제조 방법 및 이에 따른 반도체 디바이스
US9589936B2 (en) 2014-11-20 2017-03-07 Apple Inc. 3D integration of fanout wafer level packages
US9818712B2 (en) * 2015-01-14 2017-11-14 Nxp Usa, Inc. Package with low stress region for an electronic component
KR101731700B1 (ko) 2015-03-18 2017-04-28 앰코 테크놀로지 코리아 주식회사 반도체 디바이스 및 그 제조 방법
US10074630B2 (en) * 2015-04-14 2018-09-11 Amkor Technology, Inc. Semiconductor package with high routing density patch
US9917072B2 (en) 2015-09-21 2018-03-13 Taiwan Semiconductor Manufacturing Company, Ltd. Method of manufacturing an integrated stacked package with a fan-out redistribution layer (RDL) and a same encapsulating process
US10049953B2 (en) * 2015-09-21 2018-08-14 Taiwan Semiconductor Manufacturing Company, Ltd. Method of manufacturing an integrated fan-out package having fan-out redistribution layer (RDL) to accommodate electrical connectors
US10297575B2 (en) 2016-05-06 2019-05-21 Amkor Technology, Inc. Semiconductor device utilizing an adhesive to attach an upper package to a lower die
US9985006B2 (en) * 2016-05-31 2018-05-29 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure and manufacturing method thereof
US9997471B2 (en) * 2016-07-25 2018-06-12 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor package structure and manufacturing method thereof
US9960328B2 (en) 2016-09-06 2018-05-01 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US10529697B2 (en) * 2016-09-16 2020-01-07 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure and method of forming the same
CN108022896A (zh) 2016-11-01 2018-05-11 财团法人工业技术研究院 一种芯片封装结构及其制作方法
CN108022897A (zh) 2016-11-01 2018-05-11 财团法人工业技术研究院 封装结构及其制作方法
US10290590B2 (en) * 2016-11-29 2019-05-14 Taiwan Semiconductor Manufacturing Company Ltd. Stacked semiconductor device and method of manufacturing the same
US11749616B2 (en) * 2017-10-05 2023-09-05 Texas Instruments Incorporated Industrial chip scale package for microelectronic device
US10090232B1 (en) 2017-11-13 2018-10-02 Macronix International Co., Ltd. Bumpless fan-out chip stacking structure and method for fabricating the same
US10410999B2 (en) 2017-12-19 2019-09-10 Amkor Technology, Inc. Semiconductor device with integrated heat distribution and manufacturing method thereof
US10297561B1 (en) * 2017-12-22 2019-05-21 Micron Technology, Inc. Interconnect structures for preventing solder bridging, and associated systems and methods
US10867919B2 (en) * 2018-09-19 2020-12-15 Taiwan Semiconductor Manufacturing Company, Ltd. Electronic device and manufacturing method thereof
KR102597994B1 (ko) 2018-12-06 2023-11-06 삼성전자주식회사 배선 구조체 및 이의 형성 방법
KR20210011289A (ko) * 2019-07-22 2021-02-01 삼성전자주식회사 반도체 패키지
US11315875B2 (en) * 2019-10-28 2022-04-26 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor devices and methods of manufacturing semiconductor devices
CN214043658U (zh) * 2019-10-28 2021-08-24 天芯互联科技有限公司 封装结构
KR20210086198A (ko) * 2019-12-31 2021-07-08 삼성전자주식회사 반도체 패키지
KR20210120532A (ko) * 2020-03-27 2021-10-07 삼성전자주식회사 반도체 패키지
KR20210146608A (ko) 2020-05-27 2021-12-06 삼성전자주식회사 반도체 패키지
KR20220132337A (ko) 2021-03-23 2022-09-30 삼성전자주식회사 반도체 패키지 및 그 제조 방법

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102593110A (zh) * 2012-01-05 2012-07-18 三星半导体(中国)研究开发有限公司 超细间距焊盘的叠层倒装芯片封装结构及底填充制造方法
CN102637608A (zh) * 2011-02-10 2012-08-15 新科金朋有限公司 半导体器件和形成用于3d fo-wlcsp的垂直互连结构的方法

Family Cites Families (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4094494B2 (ja) * 2002-08-23 2008-06-04 新光電気工業株式会社 半導体パッケージ
US7057269B2 (en) * 2002-10-08 2006-06-06 Chippac, Inc. Semiconductor multi-package module having inverted land grid array (LGA) package stacked over ball grid array (BGA) package
US7550680B2 (en) 2006-06-14 2009-06-23 Stats Chippac Ltd. Package-on-package system
JP2008010515A (ja) 2006-06-27 2008-01-17 Shinko Electric Ind Co Ltd 配線基板の製造方法
US7550857B1 (en) * 2006-11-16 2009-06-23 Amkor Technology, Inc. Stacked redistribution layer (RDL) die assembly package
US20080169539A1 (en) 2007-01-12 2008-07-17 Silicon Storage Tech., Inc. Under bump metallurgy structure of a package and method of making same
US20080174008A1 (en) * 2007-01-18 2008-07-24 Wen-Kun Yang Structure of Memory Card and the Method of the Same
US20110306168A1 (en) * 2007-04-23 2011-12-15 Pendse Rajendra D Integrated circuit package system for package stacking and method of manufacture thereof
US8409920B2 (en) 2007-04-23 2013-04-02 Stats Chippac Ltd. Integrated circuit package system for package stacking and method of manufacture therefor
US8421244B2 (en) * 2007-05-08 2013-04-16 Samsung Electronics Co., Ltd. Semiconductor package and method of forming the same
US7863090B2 (en) * 2007-06-25 2011-01-04 Epic Technologies, Inc. Packaged electronic modules and fabrication methods thereof implementing a cell phone or other electronic system
US7659609B2 (en) * 2007-08-31 2010-02-09 Stats Chippac Ltd. Integrated circuit package-in-package system with carrier interposer
KR101329355B1 (ko) 2007-08-31 2013-11-20 삼성전자주식회사 적층형 반도체 패키지, 그 형성방법 및 이를 구비하는전자장치
KR20100037300A (ko) * 2008-10-01 2010-04-09 삼성전자주식회사 내장형 인터포저를 갖는 반도체장치의 형성방법
JP5185062B2 (ja) 2008-10-21 2013-04-17 パナソニック株式会社 積層型半導体装置及び電子機器
US7838337B2 (en) * 2008-12-01 2010-11-23 Stats Chippac, Ltd. Semiconductor device and method of forming an interposer package with through silicon vias
US7846773B2 (en) * 2009-01-20 2010-12-07 Fairchild Semiconductor Corporation Multi-chip semiconductor package
JP5231340B2 (ja) 2009-06-11 2013-07-10 新光電気工業株式会社 配線基板の製造方法
US8446017B2 (en) * 2009-09-18 2013-05-21 Amkor Technology Korea, Inc. Stackable wafer level package and fabricating method thereof
US8659155B2 (en) 2009-11-05 2014-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming copper pillar bumps
US8884422B2 (en) 2009-12-31 2014-11-11 Stmicroelectronics Pte Ltd. Flip-chip fan-out wafer level package for package-on-package applications, and method of manufacture
US8320134B2 (en) * 2010-02-05 2012-11-27 Advanced Semiconductor Engineering, Inc. Embedded component substrate and manufacturing methods thereof
US8618654B2 (en) 2010-07-20 2013-12-31 Marvell World Trade Ltd. Structures embedded within core material and methods of manufacturing thereof
US8357564B2 (en) 2010-05-17 2013-01-22 Stats Chippac, Ltd. Semiconductor device and method of forming prefabricated multi-die leadframe for electrical interconnect of stacked semiconductor die
KR101855294B1 (ko) * 2010-06-10 2018-05-08 삼성전자주식회사 반도체 패키지
US8895440B2 (en) * 2010-08-06 2014-11-25 Stats Chippac, Ltd. Semiconductor die and method of forming Fo-WLCSP vertical interconnect using TSV and TMV
US8518746B2 (en) * 2010-09-02 2013-08-27 Stats Chippac, Ltd. Semiconductor device and method of forming TSV semiconductor wafer with embedded semiconductor die
US8304913B2 (en) * 2010-09-24 2012-11-06 Intel Corporation Methods of forming fully embedded bumpless build-up layer packages and structures formed thereby
US8884431B2 (en) * 2011-09-09 2014-11-11 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging methods and structures for semiconductor devices
WO2012122388A2 (en) * 2011-03-08 2012-09-13 Georgia Tech Research Corporation Chip-last embedded interconnect structures and methods of making the same
US8816404B2 (en) * 2011-09-16 2014-08-26 Stats Chippac, Ltd. Semiconductor device and method of forming stacked semiconductor die and conductive interconnect structure through an encapsulant
US9123763B2 (en) * 2011-10-12 2015-09-01 Taiwan Semiconductor Manufacturing Company, Ltd. Package-on-package (PoP) structure having at least one package comprising one die being disposed in a core material between first and second surfaces of the core material
US8975741B2 (en) * 2011-10-17 2015-03-10 Taiwan Semiconductor Manufacturing Company, Ltd. Process for forming package-on-package structures
US8916481B2 (en) * 2011-11-02 2014-12-23 Stmicroelectronics Pte Ltd. Embedded wafer level package for 3D and package-on-package applications, and method of manufacture
US8779601B2 (en) * 2011-11-02 2014-07-15 Stmicroelectronics Pte Ltd Embedded wafer level package for 3D and package-on-package applications, and method of manufacture
US9258922B2 (en) * 2012-01-18 2016-02-09 Taiwan Semiconductor Manufacturing Company, Ltd. PoP structures including through-assembly via modules
US9082780B2 (en) * 2012-03-23 2015-07-14 Stats Chippac, Ltd. Semiconductor device and method of forming a robust fan-out package including vertical interconnects and mechanical support layer
US8878360B2 (en) * 2012-07-13 2014-11-04 Intel Mobile Communications GmbH Stacked fan-out semiconductor chip
US9111896B2 (en) * 2012-08-24 2015-08-18 Taiwan Semiconductor Manufacturing Company, Ltd. Package-on-package semiconductor device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102637608A (zh) * 2011-02-10 2012-08-15 新科金朋有限公司 半导体器件和形成用于3d fo-wlcsp的垂直互连结构的方法
CN102593110A (zh) * 2012-01-05 2012-07-18 三星半导体(中国)研究开发有限公司 超细间距焊盘的叠层倒装芯片封装结构及底填充制造方法

Also Published As

Publication number Publication date
US20140061888A1 (en) 2014-03-06
DE102013101192A1 (de) 2014-03-06
US9431367B2 (en) 2016-08-30
TWI549249B (zh) 2016-09-11
KR20140030014A (ko) 2014-03-11
US8872326B2 (en) 2014-10-28
KR20160041888A (ko) 2016-04-18
US20160336280A1 (en) 2016-11-17
KR101752592B1 (ko) 2017-06-29
US10276516B2 (en) 2019-04-30
US9960125B2 (en) 2018-05-01
US20180247900A1 (en) 2018-08-30
US20200294936A1 (en) 2020-09-17
US11362046B2 (en) 2022-06-14
US10672723B2 (en) 2020-06-02
US20150017764A1 (en) 2015-01-15
US20190252329A1 (en) 2019-08-15
CN103681606A (zh) 2014-03-26
DE102013101192B4 (de) 2024-03-28
TW201409641A (zh) 2014-03-01

Similar Documents

Publication Publication Date Title
CN103681606B (zh) 三维(3d)扇出封装机制
US10269778B2 (en) Package on package (PoP) bonding structures
TWI514542B (zh) 具有圍繞矽穿封裝孔（ＴＰＶ）的末端部分之開口的晶粒封裝及使用該晶粒封裝之層疊封裝（ＰｏＰ）
KR101688741B1 (ko) 새로운 3차원 집적 회로 적층 방법
CN104658989B (zh) 形成封装件衬底的机制
US10361181B2 (en) Packaging mechanisms for dies with different sizes of connectors
CN103515260B (zh) 封装内封装及其形成方法
CN103295986B (zh) 形成用于堆叠封装件的连接件的机构
CN110060976A (zh) 半导体管芯封装件及其形成方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant