Nothing Special   »   [go: up one dir, main page]

Yoon et al., 2022 - Google Patents

A 4.5 Gb/s/pin transceiver with hybrid inter‐symbol interference and far‐end crosstalk equalization for next‐generation high‐bandwidth memory interface

Yoon et al., 2022

View PDF @Full View
Document ID
18404776469671588867
Author
Yoon K
Park H
Choi Y
Sim J
Choi J
Kim C
Publication year
Publication venue
Electronics Letters

External Links

Snippet

Abstract A 4.5 Gb/s/pin transceiver capable of eliminating the inter‐symbol interference (ISI) and far‐end crosstalk (FEXT) in a hybrid scheme with low power and small area for next‐ generation high‐bandwidth memory (HBM) interfaces is presented. Built around the …
Continue reading at ietresearch.onlinelibrary.wiley.com (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults; Receiver end arrangements for detecting or overcoming line faults
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions

Similar Documents

Publication Publication Date Title
Schinkel et al. A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects
Dehlaghi et al. A 0.3 pJ/bit 20 Gb/s/wire parallel interface for die-to-die communication
Lee et al. Current-mode transceiver for silicon interposer channel
Hussain et al. A high‐performance full swing 1‐bit hybrid full adder cell
Wary et al. Current-mode full-duplex transceiver for lossy on-chip global interconnects
Chiu et al. A 65-nm 10-Gb/s 10-mm on-chip serial link featuring a digital-intensive time-based decision feedback equalizer
Yoon et al. A 4.5 Gb/s/pin transceiver with hybrid inter‐symbol interference and far‐end crosstalk equalization for next‐generation high‐bandwidth memory interface
Shi et al. Hardware‐efficient slope‐error algorithm based PAM4 baud rate CDR scheme for 40 Gb/s receiver
Kosuge et al. Analysis and design of an 8.5-Gb/s/link multi-drop bus using energy-equipartitioned transmission line couplers
Chiu et al. A 32Gb/s time-based PAM-4 transceiver for high-speed DRAM interfaces with in-situ channel loss and bit-error-rate monitors
Lee et al. A compact single-ended inverter-based transceiver with swing improvement for short-reach links
Amarasinghe A Single-ended Simultaneously Bidirectional Transceiver for Ultra-short Reach Die to Die Links
Zhang et al. High‐performance and single event double‐upset‐immune latch design
Wary et al. High‐speed energy‐efficient bi‐directional transceiver for on‐chip global interconnects
Ko et al. Single‐ended voltage‐mode duobinary transmitter with feedback time reduced parallel precoder
Han et al. A coefficient-error-robust feed-forward equalizing transmitter for eye-variation and power improvement
Verbeke et al. Inverse Alexander phase detector
Luo et al. Study on the effects of distortions and common‐mode noise in high‐speed PAM‐4 systems
Kim et al. 2× 3.2 Gb/s single‐ended IO transmitter with low‐power dynamic FIR driver for the LPDDR4 standard
Chen et al. Pre‐emphasis transmitter (0.007 mm2, 8 Gbit/s, 0–14 dB) with improved data zero‐crossing accuracy in 65 nm CMOS
He et al. 40 Gbps 4‐level pulse amplitude modulation closed‐loop decision‐feedback equaliser with high‐speed comparator in 55 nm CMOS technology
Park et al. 12 Gbit/s three‐tap FFE half‐rate transmitter with low jitter clock buffering scheme
Ahn et al. Skew cancellation technique for> 256‐Gbyte/s high‐bandwidth memory (HBM)
Jawed et al. IO circuit design for 2.5 D through‐silicon‐interposer interconnects
Wang et al. A 56 Gbps 4‐tap PAM‐4 direct decision feedback equaliser with negative capacitance employing dynamic CML comparators in 65‐nm CMOS