Chen et al., 2013 - Google Patents
Pre‐emphasis transmitter (0.007 mm2, 8 Gbit/s, 0–14 dB) with improved data zero‐crossing accuracy in 65 nm CMOSChen et al., 2013
View PDF- Document ID
- 6579372912036144633
- Author
- Chen Y
- Mak P
- Zhang L
- Qian H
- Wang Y
- Publication year
- Publication venue
- Electronics letters
External Links
Snippet
A pre‐emphasis transmitter with improved data zero‐crossing accuracy is described. It is achieved via data re‐synchronisation using a set of extended true single‐phase clock latches before output combining, constituting a robust, area‐and power‐efficient solution …
- 230000001702 transmitter 0 title abstract description 15
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Tung et al. | Low‐power high‐speed full adder for portable electronic applications | |
| Xu et al. | High‐speed low‐power and low‐power supply voltage dynamic comparator | |
| Strzelecki et al. | Near‐zero dead zone phase frequency detector with wide input frequency difference | |
| Lin et al. | Single‐ended structure sense‐amplifier‐based flip‐flop for low‐power systems | |
| Saha et al. | Low‐power 6‐GHz wave‐pipelined 8b× 8b multiplier | |
| Balachandran et al. | 0.058 mm2 13 Gbit/s inductorless analogue equaliser with low‐frequency equalisation compensating 15 dB channel loss | |
| De Keulenaer et al. | 84 Gbit/s SiGe BiCMOS duobinary serial data link including Serialiser/Deserialiser (SERDES) and 5‐tap FFE | |
| Chen et al. | Pre‐emphasis transmitter (0.007 mm2, 8 Gbit/s, 0–14 dB) with improved data zero‐crossing accuracy in 65 nm CMOS | |
| Al‐Qadasi et al. | Rail‐to‐rail complementary input StrongARM comparator for low‐power applications | |
| Ding et al. | Power‐efficient low‐noise 86 GHz broadband Amplifier in 130 nm SiGe BiCMOS | |
| Wary et al. | High‐speed energy‐efficient bi‐directional transceiver for on‐chip global interconnects | |
| Zhang et al. | High‐performance and single event double‐upset‐immune latch design | |
| Heo et al. | Low‐power programmable high‐gain time difference amplifier with regeneration time control | |
| Elnaqib et al. | Low‐power charge‐steering phase interpolator | |
| Uhl et al. | 180 Gbit/s 4: 1 power multiplexer for NRZ‐OOK signals with high output voltage swing in SiGe BiCMOS technology | |
| Wang et al. | A 128 Gbps PAM‐4 feed forward equaliser with optimized 1UI pulse generator in 65 nm CMOS | |
| Wang et al. | 2× VDD output buffer with 36.4% slew rate improvement using leakage current compensation | |
| Jiang et al. | 4.2 GHz 0.81 mW triple‐modulus prescaler based on true single‐phase clock | |
| Ding et al. | Hybrid interconnect network for on‐chip low‐power clock distribution | |
| Ko et al. | Single‐ended voltage‐mode duobinary transmitter with feedback time reduced parallel precoder | |
| Ramaswami Palaniappan et al. | Wide‐input dynamic range 1 MHz clock ultra‐low supply flip‐flop | |
| Ray et al. | Switching architecture for CMOS exponential function generators eliminating squarer/multiplier circuits | |
| Yuan et al. | 10 Gbit/s serial link receiver with speculative decision feedback equaliser using mixed‐signal adaption in 65 nm CMOS technology | |
| Gaggatur et al. | Inductorless CTLE for 20 Gb/s SerDes for 5G backhaul | |
| Wang et al. | Power‐efficient pre‐emphasis method for transmitters with LVDS drivers |