Nothing Special   »   [go: up one dir, main page]

Verbeke et al., 2016 - Google Patents

Inverse Alexander phase detector

Verbeke et al., 2016

View PDF @Full View
Document ID
2476919414166768471
Author
Verbeke M
Rombouts P
Yin X
Torfs G
Publication year
Publication venue
Electronics Letters

External Links

Snippet

An improved bang‐bang phase detector (PD) for multi Gb/s clock and data recovery (CDR) circuits is presented. The proposed PD is based on inverting the Alexander PD. In a typical subsampled CDR circuit, this Inverse Alexander PD results in a ten times better bit error rate …
Continue reading at ietresearch.onlinelibrary.wiley.com (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00—Network architectures or network communication protocols for network security
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits

Similar Documents

Publication Publication Date Title
Wu et al. Deep learning based RF fingerprinting for device identification and wireless security
Fathi et al. High‐speed, low power, and dead zone improved phase frequency detector
Kim et al. A 15-Gb/s sub-baud-rate digital CDR
Shi et al. Hardware‐efficient slope‐error algorithm based PAM4 baud rate CDR scheme for 40 Gb/s receiver
Verbeke et al. Inverse Alexander phase detector
Hou et al. A 56-Gb/s 8-mW PAM4 CDR/DMUX with high jitter tolerance
Balachandran et al. 0.058 mm2 13 Gbit/s inductorless analogue equaliser with low‐frequency equalisation compensating 15 dB channel loss
Li et al. Carrier synchronisation for multiband RF interconnect (MRFI) to facilitate chip‐to‐chip wireline communication
Biswas et al. 5‐GHz integer‐N PLL with spur reduction sampler
Rashdan et al. Differential time signaling data-link architecture
Park et al. Analysis of frequency detection capability of Alexander phase detector
Chae et al. 266–2133 MHz phase shifter using all‐digital delay‐locked loop and triangular‐modulated phase interpolator for LPDDR4X interface
Tajalli Matrix phase detector for high bandwidth and low jitter frequency synthesis
Elnaqib et al. Low‐power charge‐steering phase interpolator
Cai et al. 5–20 Gbit/s adaptive CTLE with spectrum balancing method
Byun et al. 1–5.6 Gb/s CMOS clock and data recovery IC with a static phase offset compensated linear phase detector
Cao et al. Non‐idealities in linear CDR phase detectors
Li et al. Normalisation‐based receiver using BCGM approximation for α‐stable noise channels
Liu et al. Half baud‐rate, low BER PAM‐4 CDR based on SS‐MMSE algorithm
Gui et al. A CMOS slew‐rate controlled output driver with low process, voltage and temperature variations using a dual‐path signal‐superposition technique
Wu et al. A software PAM4 clock data recovery algorithm for high‐speed serial communication
Bae Frequency acquisition technique for injection‐locked clock generator using asynchronous‐sampling frequency detection
Duan et al. More general performance evaluation for single‐channel PCMA signals blind separation
Kim et al. Referenceless single‐loop CDR with a half‐rate linear PD and frequency acquisition technique
Amaya et al. A digital phase‐based on‐fly offset compensation method for decision feedback equalisers