Nothing Special   »   [go: up one dir, main page]

Shi et al., 2018 - Google Patents

Hardware‐efficient slope‐error algorithm based PAM4 baud rate CDR scheme for 40 Gb/s receiver

Shi et al., 2018

View HTML @Full View
Document ID
4195280221089679810
Author
Shi L
Gai W
Tang L
Xiang X
He A
Publication year
Publication venue
Electronics Letters

External Links

Snippet

A hardware‐efficient slope‐error (SE) algorithm based four‐level pulse amplitude modulation (PAM4) baud rate clock and data recovery (CDR) scheme is proposed. The algorithm uses three adjacent data information to obtain slope information, thus reduces the …
Continue reading at ietresearch.onlinelibrary.wiley.com (HTML) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels; Baseband coding techniques specific to data transmission systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00—Network architectures or network communication protocols for network security

Similar Documents

Publication Publication Date Title
Wu et al. Deep learning based RF fingerprinting for device identification and wireless security
Shi et al. Hardware‐efficient slope‐error algorithm based PAM4 baud rate CDR scheme for 40 Gb/s receiver
Nagatani et al. 75 GBd InP‐HBT MUX‐DAC module for high‐symbol‐rate optical transmission
Zhao et al. A 0.14-to-0.29-pJ/bit 14-GBaud/s trimodal (NRZ/PAM-4/PAM-8) half-rate bang-bang clock and data recovery (BBCDR) circuit in 28-nm CMOS
Liu et al. Easy encoding and low bit‐error‐rate chaos communication system based on reverse‐time chaotic oscillator
Cao et al. Simplified LLR algorithm for m‐QAM demodulation
Liu et al. High‐efficiency and noise‐robust DCSK approach based on an analytically solvable chaotic oscillator
Verbeke et al. Inverse Alexander phase detector
Cai et al. 5–20 Gbit/s adaptive CTLE with spectrum balancing method
Zhang et al. Simple non‐coherent detection scheme for IEEE 802.15. 4 BPSK receivers
Elnaqib et al. Low‐power charge‐steering phase interpolator
Park et al. Analysis of frequency detection capability of Alexander phase detector
Ko et al. Single‐ended voltage‐mode duobinary transmitter with feedback time reduced parallel precoder
Liu et al. Half baud‐rate, low BER PAM‐4 CDR based on SS‐MMSE algorithm
Baek et al. Interference cancellation and signal detection technique based on QRD‐M algorithm for FTN signalling
Wu et al. A software PAM4 clock data recovery algorithm for high‐speed serial communication
Duan et al. More general performance evaluation for single‐channel PCMA signals blind separation
Zargaran‐Yazd et al. Hardware‐efficient phase‐detection technique for digital clock and data recovery
Min et al. 0.5–4.4 Gbit/s PAM4/NRZ dual‐mode transceiver with 0.6 V near‐ground NMOS driver for low‐power memory interface
Kovacevic et al. 4×, 3‐level, blind ADC‐based receiver
Wang et al. Power‐efficient pre‐emphasis method for transmitters with LVDS drivers
Wang et al. Non‐data‐aided timing recovery algorithm for MIL‐STD SOQPSK
Zhao et al. Moore state machine for adaptive modulation and coding in high‐speed railway LTE‐R systems
Yuan et al. 10 Gbit/s serial link receiver with speculative decision feedback equaliser using mixed‐signal adaption in 65 nm CMOS technology
Dong et al. Simple timing recovery algorithm for binary CPFSK based on phase unwrapping