Nothing Special   »   [go: up one dir, main page]

Kim et al., 2021 - Google Patents

Chiplet/interposer co-design for power delivery network optimization in heterogeneous 2.5-D ICs

Kim et al., 2021

Document ID
5085597842219441491
Author
Kim J
Chekuri V
Rahman N
Dolatsara M
Torun H
Swaminathan M
Mukhopadhyay S
Lim S
Publication year
Publication venue
IEEE Transactions on Components, Packaging and Manufacturing Technology

External Links

Snippet

In this article, we present an effective methodology for co-design, co-analysis, and the system-level optimization of chiplet/interposer power delivery network (PDN) in 2.5-D integrated chip (IC) designs. In our methodology, we first generate a commercial-grade …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/82—Noise analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/04—CAD in a network environment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/08—Multi-objective optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew

Similar Documents

Publication Publication Date Title
Kim et al. Architecture, chip, and package codesign flow for interposer-based 2.5-D chiplet integration enabling heterogeneous IP reuse
Kim et al. Chiplet/interposer co-design for power delivery network optimization in heterogeneous 2.5-D ICs
Crossley et al. BAG: A designer-oriented integrated framework for the development of AMS circuit generators
Panth et al. Shrunk-2-D: A physical design methodology to build commercial-quality monolithic 3-D ICs
US20150286766A1 (en) Method and system for automated design of an integrated circuit using configurable cells
Zhao et al. Low-power clock tree design for pre-bond testing of 3-D stacked ICs
US20200285798A1 (en) Integrated device and method of forming the same
Kim et al. Silicon vs. Organic interposer: PPA and reliability tradeoffs in heterogeneous 2.5 D chiplet integration
Hyman et al. A clock control strategy for peak power and RMS current reduction using path clustering
TWI718786B (en) Integrated circuit device, method for integrated circuit co-design and method for integrated circuit simulation
Choi et al. Probe3. 0: A systematic framework for design-technology pathfinding with improved design enablement
Jung et al. Design methodologies for low-power 3-D ICs with advanced tier partitioning
Kabir et al. Holistic Chiplet–Package Co-Optimization for Agile Custom 2.5-D Design
Gogolou et al. Integrated DC-DC converter design methodology for design cycle speed up
US20190384869A1 (en) Integrated system of pdn implementation and digital co-synthesis
Minz et al. Block-level 3-D global routing with an application to 3-D packaging
Zhuo et al. Silicon-validated power delivery modeling and analysis on a 32-nm DDR I/O interface
Jagtap et al. A methodology for early exploration of TSV placement topologies in 3D stacked ICs
Villavicencio et al. Electrical model of microcontrollers for the prediction of electromagnetic emissions
WO2014064650A2 (en) Method and system for automated design of an integrated circuit using configurable cells
Bouaziz et al. Exploration of clustering algorithms effects on mesh of clusters based FPGA architecture performance
Kim et al. Power integrity coanalysis methodology for multi-domain high-speed memory systems
Kabir et al. Cross-boundary inductive timing optimization for 2.5 D chiplet-package co-design
Chakraborty et al. A CAD approach for pre-layout optimal PDN design and its post-layout verification
Pravin et al. Design and Implementation of High-Performance PnR Block-Level Design with Timing Placement