Nothing Special   »   [go: up one dir, main page]

Chakraborty et al., 2019 - Google Patents

A CAD approach for pre-layout optimal PDN design and its post-layout verification

Chakraborty et al., 2019

View PDF
Document ID
4497597238222100772
Author
Chakraborty M
Saha D
Chakrabarti A
Bindai S
Publication year
Publication venue
Microprocessors and Microsystems

External Links

Snippet

Abstract Design of power distribution network (PDN) draws great attention to integrated circuit (IC) designers as it directly affects the circuit performance. The challenge is to immune the circuit from the noise arising due to PDN by means of effective placement of decoupling …
Continue reading at sirgurudasmahavidyalaya.ac.in (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q30/00—Commerce, e.g. shopping or e-commerce

Similar Documents

Publication Publication Date Title
Zhao et al. Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning
Long et al. Distributed sleep transistor network for power reduction
Singh et al. Power conscious CAD tools and methodologies: A perspective
US7480879B2 (en) Substrate noise tool
Lee et al. HiPRIME: Hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery
Kim et al. Chiplet/interposer co-design for power delivery network optimization in heterogeneous 2.5-D ICs
US20060225009A1 (en) Computing current in a digital circuit based on an accurate current model for library cells
Zheng et al. Full-chip power supply noise time-domain numerical modeling and analysis for single and stacked ICs
Yankang et al. Impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells
Su et al. Analysis and optimization of structured power/ground networks
Zhuo et al. A silicon-validated methodology for power delivery modeling and simulation
Bota et al. Impact of thermal gradients on clock skew and testing
Chakraborty et al. A CAD approach for pre-layout optimal PDN design and its post-layout verification
Zhuo et al. Silicon-validated power delivery modeling and analysis on a 32-nm DDR I/O interface
Li et al. Partitioning-based approach to fast on-chip decoupling capacitor budgeting and minimization
Liu et al. Whitespace-aware TSV arrangement in 3-D clock tree synthesis
Badaroglu et al. Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding
Zhuo et al. A cross-layer approach for early-stage power grid design and optimization
Kulkarni et al. Power distribution techniques for dual VDD circuits
Mitra et al. Pre-layout decap allocation for power supply noise suppression and performance analysis of 512-point FFT core
Harizi et al. Efficient modeling techniques for dynamic voltage drop analysis
Mirzaie et al. Reliability-aware 3-D clock distribution network using memristor ratioed logic
Chentouf et al. A Novel Net Weighting Algorithm for Power and Timing‐Driven Placement
Chakraborty et al. Pre-Layout Decoupling Capacitance Estimation and Allocation for Noise-Aware Crypto-System on Chip Applications
Zhuo et al. Early-stage power grid design: Extraction, modeling and optimization