Nothing Special   »   [go: up one dir, main page]

Bouaziz et al., 2019 - Google Patents

Exploration of clustering algorithms effects on mesh of clusters based FPGA architecture performance

Bouaziz et al., 2019

Document ID
288525601688753837
Author
Bouaziz K
Chtourou S
Marrakchi Z
Abid M
Obeid A
Publication year
Publication venue
2019 International Conference on High Performance Computing & Simulation (HPCS)

External Links

Snippet

Field Programmable Gate Arrays (FPGAs) have become a popular medium for the implementation of many digital circuits. Mapping applications into FPGAs requires a set of efficient Computer-Aided Design (CAD) tools to obtain high-quality Integrated Circuits (ICs) …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/16—Numerical modeling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Li et al. Architecture evaluation for power-efficient FPGAs
Li et al. Power modeling and characteristics of field programmable gate arrays
Marquardt et al. Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density
Shang et al. Dynamic power consumption in Virtex™-II FPGA family
Anderson et al. Power estimation techniques for FPGAs
Poon et al. A detailed power model for field-programmable gate arrays
Patel et al. An architectural exploration of via patterned gate arrays
Chang et al. Multilevel global placement with congestion control
Chen et al. Simultaneous timing driven clustering and placement for FPGAs
Lin et al. Optimal simultaneous mapping and clustering for FPGA delay optimization
Chen et al. Simultaneous timing-driven placement and duplication
Chtourou et al. On exploiting partitioning-based placement approach for performances improvement of 3d fpga
Bouaziz et al. Exploration of clustering algorithms effects on mesh of clusters based FPGA architecture performance
Taghavi et al. Innovate or perish: FPGA physical design
Farooq et al. Exploration of heterogeneous FPGA architectures
Grady et al. Physical design considerations for synthesizable standard-cell-based FPGAs
Chtourou et al. Improvement of cluster-based Mesh FPGA architecture using novel hierarchical interconnect topology and long routing wires
Healy et al. Microarchitectural floorplanning under performance and thermal tradeoff
Jagtap et al. A methodology for early exploration of TSV placement topologies in 3D stacked ICs
Bouaziz et al. Impact of Clustering Algorithms on the performance of Multilevel Switch Boxes FPGA with Long Wires
Chen et al. High-level modeling and synthesis for embedded FPGAs
Bouaziz et al. Mesh of trees FPGA architecture: Exploration and optimization
Danilin et al. A novel toolset for the development of FPGA-like reconfigurable logic
Amagasaki et al. Three Dimensional FPGA Architecture with Fewer TSVs
Mehri et al. An analytical dynamic and leakage power model for FPGAs