Gogolou et al., 2023 - Google Patents
Integrated DC-DC converter design methodology for design cycle speed upGogolou et al., 2023
View HTML- Document ID
- 9111017676216824880
- Author
- Gogolou V
- Kozalakis K
- Noulis T
- Siskos S
- Publication year
- Publication venue
- Integration
External Links
Snippet
A novel design methodology, enabling extreme design cycle time speed up of DC-DC power converters, is developed. The concept is based on providing high accuracy post-layout RC parasitics aware results, by replacing complicated large RC netlists with small signal …
- 238000000034 method 0 title abstract description 76
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5072—Floorplanning, e.g. partitioning, placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109783885B (en) | Multi-physical field coupling simulation analysis method and system for intelligent power module | |
US10216876B2 (en) | Simulation system estimating self-heating characteristic of circuit and design method thereof | |
US20060048081A1 (en) | System and method for modeling an integrated circuit system | |
US7240304B2 (en) | Method for voltage drop analysis in integreted circuits | |
Kim et al. | Chiplet/interposer co-design for power delivery network optimization in heterogeneous 2.5-D ICs | |
Gogolou et al. | Integrated DC-DC converter design methodology for design cycle speed up | |
US20170046470A1 (en) | Process design kit for efficient and accurate mismatch simulation of analog circuits | |
Al Razi et al. | Powersynth 2: Physical design automation for high-density 3-d multichip power modules | |
Zheng et al. | Fast modeling of core switching noise on distributed LRC power grid in ULSI circuits | |
SG190359A1 (en) | Apparatus and method for optimized power cell synthesizer | |
He et al. | From layout directly to simulation: A first-principle-guided circuit simulator of linear complexity and its efficient parallelization | |
Salamin et al. | Impact of ncfet technology on eliminating the cooling cost and boosting the efficiency of google tpu | |
Bai et al. | Real-Time Simulation Technology for Modern Power Electronics | |
Chen et al. | Integrated electrical and thermal modeling and analysis of IPEMs | |
MacCleery et al. | A new platform and methodology for system-level design of next-generation FPGA-based digital SMPS | |
Kang et al. | Power electronics simulation: Current progress and future development | |
JP2006133994A (en) | Analysis device, analysis program and computer-readable recording medium recording analysis program | |
He et al. | Fast electromagnetics-based co-simulation of linear network and nonlinear circuits for the analysis of high-speed integrated circuits | |
Subbiah et al. | Computationally efficient simulation of high-frequency transients in power electronic circuits | |
Cavaiuolo et al. | An effective parameters calibration technique for PSpice IGBT models application | |
Villavicencio et al. | Electrical model of microcontrollers for the prediction of electromagnetic emissions | |
Cao et al. | Switch-factor based loop RLC modeling for efficient timing analysis | |
Timár et al. | Electro-thermal co-simulation of ICs with runtime back-annotation capability | |
Wang et al. | ADAMIN: automated, accurate macromodeling of digital aggressors for power and ground supply noise prediction | |
Gogolou et al. | Design of crosstalk aware energy harvesting system-on-chip |