A logic simulation machine
Pages 148 - 157
Abstract
Special-purpose CAD hardware is increasingly being considered as a means to meet the challenge posed to conventional (software-based) CAD tools by the growing complexity of VLSI circuits. In this paper we describe the architecture of a logic simulation machine employing distributed and parallel processing. Our architecture can accommodate different levels of modeling ranging from simple gates to complex functions, and support timing analysis. We estimate that simulation implemented by the proposed special-purpose hardware will be between 10 and 60 times faster than currently used software algorithms running on general-purpose computers. With the available technology, a throughput of 1,000,000 gate evaluations/second can be achieved.
References
[1]
E. G. Ulrich, "Exclusive Simulation of Activity in Digital Networks," CACM, (February, 1969), Vol. 13, pp. 102-110.
[2]
E. Ulrich et al., "High-Speed Concurrent Fault Simulation with Vectors and Scalars," Proc. 17th Design Automation Conference, pp. 374-380, June, 1980.
[3]
E. Ulrich, "Table Look-Up Techniques for Fast and Flexible Digital Logic Simulation," Proc. 17th Design Automation Conference, pp. 560-563, June, 1980.
[4]
M. A. Breuer and A. D. Friedman, Diagnosis and Reliable Design of Digital Systems, Computer Science Press, 1976.
[5]
A. L. Frisiani and J. P. Roth, "System for Timing Verification," IBM Report RC 8373, 1980.
[6]
R. W. Cook and M.J. Flynn, "System Design of a Dynamic Microprocessor," IEEE Trans. Comp, Vol. C-19, No. 3, pp. 213-222, March, 1970.
[7]
B. Blood, "A High Speed FIFO Memory Using the MECL MC10143 Register File," Application Note AN-730, Motorola Semiconductor Products, 1974.
[8]
J. Gurd and I. Watson, "Data Driven System for High Speed Parallel Computing - Part 2: Hardware Design," Computer Design, pp. 97-106, July, 1980.
[9]
A. D. Friedman and P. R. Menon, Theory and Design of Switching Circuits, (Chapter 7), Computer Science Press, 1975.
[10]
M.A. Breuer and K. Shamsa, "A Hardware Router," Journal of Digital Systems, Vol. 4, No. 3, Winter, 1980.
[11]
H.E. Krohn, "Design Verification of Large Scientific Computers," Proc 14th Design Automation Conference, pp. 354-361, June, 1977.
[12]
H. E. Krohn, "Vector Coding Techniques for High Speed Digital Simulation," Proc 19th Design Automation Conference, pp.525-529, June 1981.
[13]
D. M. Schuler, "Simulation of NAND Logic," Proc COMPCON 77, pp.243-245, September, 1972.
[14]
S.J. Hong et al., "A Physical Design Machine," Proc Intn'l Conference on Very Large Scale Integration, Edinburgh, August, 1981.
[15]
C. E. Leiserson, "Systolic Priority Queues," Proc Caltech Conference on VISI, January, 1979.
[16]
T. Blank et al., "A Parallel Bit Map Processor Architecture for DA Algorithms," Proc 18th Design Automation Conference, pp. 837-845, June, 1981.
[17]
R. L. Barto et al., "Architecture for a Hardware Simulator," Proc IEEE Conference on Circuits and Computers, pp. 891-893. 1980.
[18]
P. L. Flake et al., "The HILO Simulation Language," Proc Intn'l Symp. on Computer Hardware Description Languages and Their Applications, pp. 131-142, 1975.
Recommendations
A Logic Simulation Machine
Special-purpose CAD hardware is increasingly being considered as a means to meet the challenge posed to conventional (software-based) CAD tools by the growing complexity of VLSI circuits. In this paper we describe the architecture of a logic simulation ...
A logic simulation machine
ISCA '82: Proceedings of the 9th annual symposium on Computer ArchitectureSpecial-purpose CAD hardware is increasingly being considered as a means to meet the challenge posed to conventional (software-based) CAD tools by the growing complexity of VLSI circuits. In this paper we describe the architecture of a logic simulation ...
Co-simulation framework of SystemC SoC virtual prototype and custom logic (abstract only)
FPGA '13: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arraysTo address the increasing demand of System-on-Chip (SoC) for high performance applications and IP programmability, specialized SoC with custom logic is developed in a single chip or multi-chip system. Like any other SoC platforms, early software ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
April 1982335 pages
Copyright © 1982 Authors.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 April 1982
Published in SIGARCH Volume 10, Issue 3
Check for updates
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 291Total Downloads
- Downloads (Last 12 months)65
- Downloads (Last 6 weeks)11
Reflects downloads up to 26 Sep 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in