default search action
ISQED 2012: Santa Clara, California, USA
- Keith A. Bowman, Kamesh V. Gadepally, Pallab Chatterjee, Mark M. Budnik, Lalitha Immaneni:
Thirteenth International Symposium on Quality Electronic Design, ISQED 2012, Santa Clara, CA, USA, March 19-21, 2012. IEEE 2012, ISBN 978-1-4673-1034-5
Test and Measurement
- Kelvin Nelson, Jaga Shanmugavadivelu, Jayanth Mekkoth, Venkat Ghanta, Jun Wu, Fei Zhuang, Hao-Jan Chao, Shianling Wu, Jie Rao, Lizhen Yu, Laung-Terng Wang:
Physical-design-friendly hierarchical logic built-in self-test - A case study. 1-6 - Abhilash Goyal, Madhavan Swaminathan, Abhijit Chatterjee, Duane C. Howard, John D. Cressler:
A self-testable SiGe LNA and Built-in-Self-Test methodology for multiple performance specifications of RF amplifiers. 7-12 - Tuck-Boon Chan, Andrew B. Kahng:
Improved path clustering for adaptive path-delay testing. 13-20 - Amit Kumar, Sudhakar M. Reddy, Irith Pomeranz, Bernd Becker
:
TSV and DFT cost aware circuit partitioning for 3D-SOCs. 21-26 - James S. Tandon, Masahiro Sasaki, Makoto Ikeda, Kunihiro Asada:
A design-for-test apparatus for measuring on-chip temperature with fine granularity. 27-32
Reliable System Design
- Fahad Ahmed, Mohamed M. Sabry, David Atienza, Linda Milor
Wearout-aware compiler-directed register assignment for embedded systems. 33-40 - Davit Mirzoyan, Benny Akesson
Process-variation aware mapping of real-time streaming applications to MPSoCs for improved yield. 41-48 - Hadi Jahanirad
Single fault reliability analysis in FPGA implemented circuits. 49-56 - Mahesh Poolakkaparambil, Jimson Mathew, Abusaleh M. Jabir, Saraju P. Mohanty:
Low complexity cross parity codes for multiple and random bit error correction. 57-62 - Bao Liu, Xuemei Chen, Fiona Teshome:
Delay insensitive code-based timing and soft error-resilient and adaptive-performance logic. 63-72
System Frameworks and Tools
- Shirish Bahirat, Sudeep Pasricha:
A Particle Swarm Optimization approach for synthesizing application-specific hybrid photonic networks-on-chip. 78-83 - Taciano Perez, Ney Laert Vilar Calazans
A preliminary study on system-level impact of persistent main memory. 84-90 - Ying Zhang, Lide Duan, Bin Li, Lu Peng:
Optimal microarchitectural design configuration selection for processor hard-error reliability. 91-96 - Felipe G. Magalhaes, Oliver B. Longhi, Sergio Johann Filho, Alexandra Aguiar, Fabiano Hessel
NoC-based platform for embedded software design: An extension of the Hellfire Framework. 97-102
Thermal and Power in 3D ICs
- Leslie Hwang, Kevin L. Lin, Martin D. F. Wong
Thermal via structural design in three-dimensional integrated circuits. 103-108 - Sudarshan Srinivasan, Sandip Kundu:
Functional test pattern generation for maximizing temperature in 3D IC chip stack. 109-116 - Amir Zjajo, Nick van der Meijs, Rene van Leuken:
Thermal analysis of 3D integrated circuits based on discontinuous Galerkin finite element method. 117-222 - Xuexin Liu, Zao Liu, Sheldon X.-D. Tan, Joseph A. Gordon:
Full-chip thermal analysis of 3D ICs with liquid cooling by GPU-accelerated GMRES method. 123-128 - Kan Wang
Leakage-aware performance-driven TSV-planning based on network flow algorithm in 3D ICs. 129-136 - Ho-lin Chang, Hsiang-Cheng Lai, Tsu-Yun Hsueh, Wei-Kai Cheng, Mely Chen Chi:
A 3D IC designs partitioning algorithm with power consideration. 137-142
Low Power Communication Circuits
- Kareem Ragab, Ranjit Gharpurey, Michael Orshansky:
Embracing local variability to enable a robust high-gain positive-feedback amplifier: Design methodology and implementation. 143-150 - Yongtae Kim, Peng Li:
An ultra-low voltage digitally controlled low-dropout regulator with digital background calibration. 151-158 - Karthik Rajagopal:
Dynamically biased low power high performance 3.3V output buffer in a single well bulk CMOS 1.8V oxide 45nm process. 159-164 - Sujay Deb
Design of an efficient NoC architecture using millimeter-wave wireless links. 165-172 - Marshnil Vipin Dave, Maryam Shojaei Baghini, Dinesh Kumar Sharma:
A novel robust signaling scheme for high-speed low-power communication over long wires. 173-178 - Julian Garcia, Ana Rusu
An extended-range incremental CT ∑Δ ADC with optimized digital filter. 179-184
Process-Induced Variability & Hot Spot Detection
- Albert H. Chang, Kewei Zuo, Jean Wang, Douglas Yu, Duane S. Boning:
Test structure, circuits and extraction methods to determine the radius of infuence of STI and polysilicon pattern density. 185-192 - Jen-Yi Wuu, Mark Simmons, Malgorzata Marek-Sadowska:
Post-placement lithographic hotspot detection and removal in one-dimensional gridded designs. 193-199 - Vikram B. Suresh, Priyamvada Vijayakumar, Sandip Kundu:
On lithography aware metal-fill insertion. 200-207 - Aaron Gower-Hall, Tamba Gbondo-Tugbawa, JenPin Weng, Wei-tsu Tseng, Laertis Economikos, Toshiaki Yanagisawa, Pavan Bashaboina, Stephen Greco:
Understanding, modeling, and detecting pooling hotspots in copper CMP. 208-215 - Li Yu, Wen-Yao Chang, Kewei Zuo, Jean Wang, Douglas Yu, Duane S. Boning:
Methodology for analysis of TSV stress induced transistor variation and circuit performance. 216-222 - Rami F. Salem, Mohamed Al-Imam, Abdelrahman ElMously, Haitham Eissa, Ahmed Arafa, Mohab H. Anis:
High performance electrical driven hotspot detection solution for full chip design using a novel device parameter matching technique. 223-227
Emerging Topics in EDA
- Young-Joon Lee, Sung Kyu Lim
Fast delay estimation with buffer insertion for through-silicon-via-based 3D interconnects. 228-335 - Mayler G. A. Martins, Renato P. Ribas, André Inácio Reis:
Functional composition: A new paradigm for performing logic synthesis. 236-242 - Ruijing Shen, Sheldon X.-D. Tan, Xuexin Liu:
A new voltage binning technique for yield improvement based on graph theory. 243-248 - Hassan Hassan, Nizar Abdallah:
A complete power estimation methodology for DSP blocks in FPGAs. 249-254 - Satyajit Desai, Sanghamitra Roy
Process variation aware DRAM design using block based adaptive body biasing algorithm. 255-261
Design & Analysis of Emerging Devices
- Chenyun Pan, Azad Naeemi
Device- and system-level performance modeling for graphene P-N junction logic. 262-269 - Yasumasa Tsukamoto, Makoto Yabuuchi, Hidehiro Fujiwara, Koji Nii, Changhwan Shin, Tsu-Jae King Liu:
Quasi-Planar Tri-gate (QPT) bulk CMOS technology for single-port SRAM application. 270-274 - Fengbo Ren
A body-voltage-sensing-based short pulse reading circuit for spin-torque transfer RAMs (STT-RAMs). 275-282 - Shaloo Rakheja, Azad Naeemi:
Interconnect analysis in spin-torque devices: Performance modeling, sptimal repeater insertion, and circuit-size limits. 283-290 - Manoj Kumar Majumder
Analysis of crosstalk delay and area for MWNT and bundled SWNT in global VLSI interconnects. 291-297
Variation-Aware Design Methodologies
- Vikram B. Suresh, Wayne P. Burleson:
Robust metastability-based TRNG design in nanometer CMOS with sub-vdd pre-charge and hybrid self-calibration. 298-305 - Takashi Sato
Statistical observations of NBTI-induced threshold voltage shifts on small channel-area devices. 306-311 - Zafar Takhirov, Bobak Nazer, Ajay Joshi:
Error mitigation in digital logic using a feedback equalization with schmitt trigger (FEST) circuit. 312-319 - Hu Xu, Vasilis F. Pavlidis, Wayne P. Burleson, Giovanni De Micheli:
The combined effect of process variations and power supply noise on clock skew and jitter. 320-327 - Haiqing Nan, Li Li, Ken Choi:
TDDB-based performance variation of combinational logic in deeply scaled CMOS technology. 328-333
Poster Session
- Nishant Dhumane, Sandip Kundu:
Critical area driven dummy fill insertion to improve manufacturing yield. 334-341 - Roberto Menchaca, Hamid Mahmoodi
Impact of transistor aging effects on sense amplifier reliability in nano-scale CMOS. 342-346 - Riadul Islam:
A highly reliable SEU hardened latch and high performance SEU hardened flip-flop. 347-352 - Vijaya Kumar Gurugubelli, Shreepad Karmalkar
A scalable curve-fit model of the substrate coupling resistances for IC design. 353-357 - Sachin Shrivastava, Harindranath Parameswaran:
Efficient reduction techniques for statistical model generation of standard cells. 358-363 - Huang Kun, Yang Xu, Guoxing Zhao, Zuying Luo:
Efficient electro-thermal co-analysis on CPU+GPU heterogeneous architecture. 364-369 - Bin Wu:
Dynamic range estimation for systems with control-flow structures. 370-377 - Ali Arabi M. Shahi, Payman Zarkesh-Ha, Mirza Elahi:
Comparison of variations in MOSFET versus CNFET in gigascale integrated systems. 378-383 - Xiang Qiu, Malgorzata Marek-Sadowska, Wojciech Maly:
Vertical Slit Field Effect Transistor in ultra-low power applications. 384-390 - Tong Xu, Peng Li:
Design and optimization of power gating for DVFS applications. 391-397 - Selçuk Köse
An area efficient on-chip hybrid voltage regulator. 398-403 - Patrick Le Maitre, Melanie Brocard, Alexis Farcy, Jean-Claude Marin:
Device and electromagnetic co-simulation of TSV: Substrate noise study and compact modeling of a TSV in a matrix. 404-411 - Mohammad Abdel-Majeed, Mike Chen, Murali Annavaram
A case for 3D stacked analog circuits in high-speed sensing systems. 412-417 - Wenchao Gao, Qiang Zhou, Xu Qian, Yici Cai:
A DyadicCluster method used for nonlinear placement. 418-423 - Pinaki Chakrabarti, Vikram Bhatt, Dwight D. Hill, Aiqun Cao:
Clock mesh framework. 424-431 - Ramamurthy Vishweshwara, Mahita Nagabhiru
Placement aware clock gate cloning and redistribution methodology. 432-436 - Matheus T. Moreira, Bruno Cruz de Oliveira, Fernando Moraes
Impact of C-elements in asynchronous circuits. 437-343 - Mohit Shah, Brian Mears, Chaitali Chakrabarti, Andreas Spanias:
A top-down design methodology using virtual platforms for concept development. 444-450 - Eduardo Antunes, Matheus Soares, Alexandra Aguiar, Sergio Johann Filho, Marcos Sartori, Fabiano Hessel
Partitioning and dynamic mapping evaluation for energy consumption minimization on NoC-based MPSoC. 451-457
Physical Design
- Oghenekarho Okobiah, Saraju P. Mohanty, Elias Kougianos:
Ordinary Kriging metamodel-assisted Ant Colony algorithm for fast analog design optimization. 458-463 - Yu Zhang, Bo Liu, Bo Yang, Jing Li, Shigetoshi Nakatake:
CMOS op-amp circuit synthesis with geometric programming models for layout-dependent effects. 464-469 - Amith Singhee, Emrah Acar, Mohammad Imran Younus, Rama N. Singh, Aditya Bansal:
DRC-free high density layout exploration with layout morphing and patterning quality assessment, with application to SRAM. 470-476 - Chieh-Jui Lee, Shih-Ying Liu, Chuan-Chia Huang, Hung-Ming Chen, Chang-Tzu Lin, Chia-Hsin Lee:
Hierarchical power network synthesis for multiple power domain designs. 477-482 - Qiang Ma, Zigang Xiao, Martin D. F. Wong
Algorithmic study on the routing reliability problem. 483-488
Robust SRAM Design
- Masaharu Terada, Shusuke Yoshimoto, Shunsuke Okumura, Toshikazu Suzuki, Shinji Miyano, Hiroshi Kawaguchi
A 40-nm 256-Kb 0.6-V operation half-select resilient 8T SRAM with sequential writing technique enabling 367-mV VDDmin reduction. 489-492 - G. K. Reddy, Kapil Jainwal, Jawar Singh
Process variation tolerant 9T SRAM bitcell design. 493-497 - Avesta Sasan, Houman Homayoun, Kiarash Amiri, Ahmed M. Eltawil
History & Variation Trained Cache (HVT-Cache): A process variation aware and fine grain voltage scalable cache with active access history monitoring. 498-505 - Jeren Samandari-Rad, Matthew R. Guthaus
VAR-TX: A variability-aware SRAM model for predicting the optimum architecture to achieve minimum access-time for yield enhancement in nano-scaled CMOS. 506-515 - Yuki Kagiyama, Shunsuke Okumura, Koji Yanagida, Shusuke Yoshimoto, Yohei Nakata, Shintaro Izumi, Hiroshi Kawaguchi
Bit error rate estimation in SRAM considering temperature fluctuation. 516-519
3D Effects on Package Co-Design
- Jonathan Watkins, Jai Pollayil, Calvin Chow, Aveek Sarkar:
Chip-package power delivery network resonance analysis and co-design using time and frequency domain analysis techniques. 520-524 - Jai Narayan Tripathi
Maintaining Power Integrity by damping the cavity-mode anti-resonances' peaks on a power plane by Particle Swarm Optimization. 525-528 - Chang Liu, Sung Kyu Lim
A design tradeoff study with monolithic 3D integration. 529-536 - Richard Crisp, Bill Gervasi, Wael Zohni, Bel Haba:
Cost-minimized double die DRAM packaging for ultra-high performance DDR3 and DDR4 multi-rank server DIMMs. 437-444
Advanced Analysis & Characterization for Sub-Micron Design
- Tsutomu Ishida, Izumi Nitta, Katsumi Homma, Yuzi Kanazawa, Hiroaki Komatsu:
Speed-path analysis for multi-path failed latches with random variation. 545-552 - Hironori Sakamoto, Shigetaka Kumashiro, Shigeo Sato, Naoki Wakita, Tohru Mogami
HiSIM-RP: A reverse-profiling based 1st principles compact MOSFET model and its application to variability analysis of 90nm and 40nm CMOS. 553-560 - Baljit Kaur
An accurate current source model for CMOS based combinational logic cell. 561-565 - Supriyo Maji
Effcient approaches to overcome non-convexity issues in analog design automation. 566-571 - Takeshi Kida, Yasumasa Tsukamoto, Yuji Kihara:
Optimization of importance sampling Monte Carlo using consecutive mean-shift method and its application to SRAM dynamic stability analysis. 572-579 - Oleg Garitselov, Saraju P. Mohanty, Elias Kougianos, Oghenekarho Okobiah:
Metamodel-assisted ultra-fast memetic optimization of a PLL for WiMax and MMDS applications. 580-585
Power-Aware Design
- Tadashi Yasufuku, Koji Hirairi, Yu Pu, Yun Fei Zheng, Ryo Takahashi, Masato Sasaki, Hiroshi Fuketa, Atsushi Muramatsu, Masahiro Nomura, Hirofumi Shinohara, Makoto Takamiya, Takayasu Sakurai:
24% Power reduction by post-fabrication dual supply voltage control of 64 voltage domains in VDDmin limited ultra low voltage logic circuits. 586-591 - Yanzhi Wang, Xue Lin, Younghyun Kim
Enhancing efficiency and robustness of a photovoltaic power system under partial shading. 592-600 - Atsuki Inoue:
Comparison between power gating and DVFS from the viewpoint of energy efficiency. 601-608 - Meeta Srivastav, Michael B. Henry, Leyla Nazhandali:
Design of low-power, scalable-throughput systems at near/sub threshold voltage. 609-616 - Chirag Ravishankar, Sundaram Ananthanarayanan, Siddharth Garg, Andrew A. Kennings:
Analysis and evaluation of greedy thread swapping based dynamic power management for MPSoC platforms. 617-624 - Seidai Takeda, Shinobu Miwa, Kimiyoshi Usami, Hiroshi Nakamura
Efficient leakage power saving by sleep depth controlling for Multi-mode Power Gating. 625-632
Circuit-Level Variability & Manufacturability
- Tuck-Boon Chan, Puneet Gupta
DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators. 633-640 - Samatha Gummalla, Anupama R. Subramaniam, Yu Cao
An analytical approach to efficient circuit variability analysis in scaled CMOS design. 641-647 - Mustafa Berke Yelten, Paul D. Franzon
Process mismatch analysis based on reduced-order models. 648-655 - Qing Dong, Bo Yang, Gong Chen, Jing Li, Shigetoshi Nakatake:
Transistor channel decomposition for structured analog layout, manufacturability and low-power applications. 656-662 - Mohammad Mirza-Aghatabar, Melvin A. Breuer, Sandeep K. Gupta, Shahin Nazarian:
Theory of redundancy for logic circuits to maximize yield/area. 663-671 - Rouwaida Kanj, Rajiv V. Joshi:
A novel sample reuse methodology for fast statistical simulations with applications to manufacturing variability. 672-678
Verification & Silicon Debug
- Mao-Yin Wang, Jen-Chieh Yeh:
Monitoring and timing prediction in early analyzing and checking performance of interconnection networks at ESL. 679-685 - Anton Karputkin, Raimund Ubar
Automated correction of design errors by edge redirection on High-Level Decision Diagrams. 686-693 - Jason G. Tong, Marc Bottle, Zeljko Zilic:
Assertion clustering for compacted test sequence generation. 694-701 - Amir Masoud Gharehbaghi
Transaction-based post-silicon debug of many-core System-on-Chips. 702-708 - Mohammad Hossein Neishaburi, Zeljko Zilic:
An enhanced debug-aware network interface for Network-on-Chip. 709-716
Challenges & Opportunities in New Technologies
- Naushad Alam
Process induced mechanical stress aware poly-pitch optimization for enhanced circuit performance. 717-722 - Hsun Li, Meng-Hsueh Chiang:
Design issues and insights of multi-fin bulk silicon FinFETs. 723-726 - Xin Huang, Tianwei Zhang, Runsheng Wang, Changze Liu, Yuchao Liu, Ru Huang:
Self-heating effects in gate-all-around silicon nanowire MOSFETs: Modeling and analysis. 727-731 - Shaloo Rakheja, Vachan Kumar:
Comparison of electrical, optical and plasmonic on-chip interconnects based on delay and energy considerations. 732-739 - Kaiyuan Yang
Design quality tradeoff studies for 3D ICs built with nano-scale TSVs and devices. 740-746
Energy-Aware System Design
- Hao Shen, Jun Lu, Qinru Qiu:
Learning based DVFS for simultaneous temperature, performance and energy management. 747-754 - Houman Homayoun, Mehryar Rahmatian, Vasileios Kontorinis, Shahin Golshan, Dean M. Tullsen
Hot peripheral thermal management to mitigate cache temperature variation. 755-763 - Kshitij Bhardwaj, Sanghamitra Roy
Power-Performance Yield optimization for MPSoCs using MILP. 764-771 - Mahboobeh Ghorbani:
A variation and energy aware ILP formulation for task scheduling in MPSoC. 772-777 - Keisuke Inoue, Mineo Kaneko:
Register binding and domain assignment for multi-domain clock skew scheduling-aware high-level synthesis. 778-783
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-21 20:16 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: