TWI364101B - Semiconductor package and a manufacturing method thereof - Google Patents
Semiconductor package and a manufacturing method thereof Download PDFInfo
- Publication number
- TWI364101B TWI364101B TW096148040A TW96148040A TWI364101B TW I364101 B TWI364101 B TW I364101B TW 096148040 A TW096148040 A TW 096148040A TW 96148040 A TW96148040 A TW 96148040A TW I364101 B TWI364101 B TW I364101B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- conductive layer
- patterned conductive
- semiconductor package
- patterned
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 63
- 238000004519 manufacturing process Methods 0.000 title claims description 13
- 229920002120 photoresistant polymer Polymers 0.000 claims description 36
- 239000004020 conductor Substances 0.000 claims description 27
- 239000012778 molding material Substances 0.000 claims description 14
- 239000000463 material Substances 0.000 claims description 13
- 238000000034 method Methods 0.000 claims description 12
- 239000002184 metal Substances 0.000 claims description 9
- 229910052751 metal Inorganic materials 0.000 claims description 9
- 239000003822 epoxy resin Substances 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 5
- 229920000647 polyepoxide Polymers 0.000 claims description 5
- 238000007789 sealing Methods 0.000 claims description 4
- 239000011159 matrix material Substances 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims 8
- 238000010292 electrical insulation Methods 0.000 claims 2
- 239000003708 ampul Substances 0.000 claims 1
- 239000011248 coating agent Substances 0.000 claims 1
- 238000000576 coating method Methods 0.000 claims 1
- 238000000151 deposition Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 claims 1
- 238000000227 grinding Methods 0.000 claims 1
- 238000007747 plating Methods 0.000 claims 1
- 239000002689 soil Substances 0.000 claims 1
- 230000002463 transducing effect Effects 0.000 claims 1
- 235000012431 wafers Nutrition 0.000 description 26
- 229910000679 solder Inorganic materials 0.000 description 14
- 239000011295 pitch Substances 0.000 description 7
- 238000004806 packaging method and process Methods 0.000 description 6
- 239000011810 insulating material Substances 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 239000002131 composite material Substances 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 229910000831 Steel Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005242 forging Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000010959 steel Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4839—Assembly of a flat lead with an insulating support, e.g. for TAB
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49558—Insulating layers on lead frames, e.g. bridging members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/1605—Shape
- H01L2224/16057—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0652—Bump or bump-like direct electrical connections from substrate to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Description
1364101
三達編號:TW3495PA-C 九、發明說明: 【發明所屬之技術領域】 法 本發明是有關於-種半導體封楚元件及其製造方 尤關於-種在製造雜中’可單_分離運輸的導線架 【先前技術】 隨著科技發展,各種電子產品$ 4、& , 丁座求量大增,而對於電
子產品料齡,也是錢者·望,而應用於電子產品 中的半導體元件’通常是Μ鍵的辑,因此半導體元件的 需求,也走向小型化之料,因&输小半導體元件的線路 間距(Pitch)與線寬,一直是產業努力的目標。而半導 體元件的小型化,並不限於半導體晶片内部本身的線路間 距問題’承負著晶片訊號向外延伸的晶片封裝,也松演相 當重要的角色。若是,半導體封裝元件的線路間距,不能 有效縮小,則晶片經此封裝後’實際應用的半導體元件體 積小型化的程度即相當有限。 舉例而言’傳統封装的金屬導線厚度,約為12〇〜25q 微米(micrometer),要經過微影、曝光與钱刻,才合幵《成 封裝導線(Package trace)。然而,因會餘刻線距限制 以及下切(undercutting)效果’會影響封裳導線的可4 度。因此,傳統的導線架(lead frame)封農導線, 適合半導體元件小型化的需求。 ”不太 因此,如何解決上述元件小型化問題,以及巧 製程,實為目前半導體封裝元件研發之〜重要方向 1364101
三達編號:TW3495PA-C 【發明内容】 依據本發明一實施例之一觀點,在於提供一種半導體 封裝元件,包括一第一絕緣層,設有複數個孔洞於該第一 絕緣層之第一表面上,以及複數個封裝導線,嵌設於該絕 緣層中,與該等孔洞的另一端連接。 依據本發明另一實施例之一觀點,在於提供一種半導 體封裝元件,包括一第一絕緣層,且該絕緣材料具有彈性 模量大於1. OGPa的特性;以及複數個定位單元,以該第 一絕緣層為材料,設於該第一絕緣層上;並且包括複數個 封裝導線,設於該等定位單元之下方。 依據本發明再一實施例之一觀點,在於提供一種半導 體封裝元件製造方法,包括以下步驟:提供一載體,並形 成複數個導線在該載體上,再形成一第一絕緣層於該複數 個導線上,而後形成複數個定位單元於該第一絕緣層之第 一表面上,且該等定位單元與該等導線直接接觸。 依據本發明再一實施例之一觀點,提出一種半導體封 裝元件製造方法,包括以下步驟:提供一載體;形成一由 第一導電層構成之數個電性絕緣的封裝導線佈局單元;而 封裝導線佈局單元,則係由數個電性絕緣的封裝導線所組 成;形成一圖案化之第二導電層於第一導電層上;形成一 由塑模材料構成之第一絕緣層,嵌封第一導電層與該第二 導電層;選擇性移除部分之載體。 為讓上述本發明之特點以及可能的優點更為清晰,下 文特舉較佳實施例,並配合所附圖式,作詳細說明如下: 1364101
三達編號:TW3495PA-C 第一實施例 請參第1圖及以下,其為本發明第一實施例半導體封 裝元件的製造方法。首先提供一載體10,在本實施例中, 為一鋼片(Steel)。然後,參第2圖,在載體10上方,形 成光阻層11,再成型為圖樣化光阻層11’如第3圖所示。 請參第4圖,在光阻層11’空白部份,形成導電層 20,其厚度一般為〇. 01〜0.4 _,較佳為0. 025〜0. 035mm。 而在本貫.施例中’形成導電層2 0的方法’係為電鍛法。 除去光阻層11’ ,如第5圖所示,留下導電層20(第一導 電層),係作為封裝導線使用,並非半導體晶片内的導線, 而在本實施例中,導電層20形成之複數個封裝導線,較 佳者係為電性分離的,以作為封裝導線佈局單元(package trace layout unii;),但實際上,也可以是電性連接的。 而成型時,係同時形成複數個封裝導線佈局單元(uni t), 而各個封裝導線佈局單元,為實質相同的圖樣,主要個別 對應一個待封裝之晶片。 請參第6圖,提供一模具23,該模具23上設有多個 突點,對應於該導線層20的位置。而後注入絕緣材料, 形成第一絕緣層21,其厚度一般為0.1〜0.4 mm,較佳 為0.18〜0.22 mm。並使複數個封裝導線(package trace),嵌設於該第一絕緣層21中,如第7圖所示,或 是設於該第一絕緣層21中,並使其延伸至該第一絕緣層 之一表面。在本實施例中,絕緣材料係為塑模材料 (molding material),且此絕緣材料具有彈性模量大於 1364101 . • · .
三^§號:TW3495PA-C 1· OGPa的特性,且較佳者,其CTE值,小於i〇 ppm/〇c, 在本實施例中,係為epoxy resin 。實際上,此第一絕 緣層21 ’不見得限定於一層。對於習於此項技藝人士而 * 5 ’亦可用幾種材料,分次形成,組成一複合的絕緣層, 、 或是使用同一材料,分次成形,構成一絕緣層。但這些變 化,仍屬於在本發明之保護範圍内。但在本實施例中,係 以一種單一材料,塑成第一絕緣層21,以使封裝導線 (package trace),嵌設於該第一絕緣層中。亦即,第 鲁 一絕緣層21的南度’要南於封裝導線的高度。 由於模具23上對應於該導線層2〇位置的突點,使得 第一絕緣層21的表面上,上形成複數的孔洞22。而後, 矛夕去模具23以及載體10,請參第8圖,形成一可獨立運 送的半導體封裝元件。由本圖可見,在本實施例中,孔洞 22的另一端,與該導線層2〇的封裝導線直接接觸,該等 孔洞’係作為後續連接導體單元之定位單元,並以該導線 層20為材料設置而成。 # 請參第9圖,如第8圖製妥之-獨立半導體封裝元 件,以一第二導體單元,連接至晶片31。在本實施例中, 係以焊料33(solder)、桂狀凸塊32(piUar⑽耶)連接至 曰曰片3卜此外,如第1〇圖所示,亦可在孔洞22中,全部 填入或部份填入導體材料,作為第二導電層41,例如錄、 金、銅或焊料’在本實施例中,係騎料Μ,以供後續進 一步力口工。 請參第11 ®,導體單元42(在本實施例中,係為焊 C S ) 9 1364101
三達編號:TW3495PA-C 球(so 1 der ba 11),也可以是其他形式的導線),可經由孔 洞22的定位,固定於該獨立半導體封裝元件上,使得晶 片31訊號,經由柱狀凸塊32(Pillar bump)、焊料 33(solder)、導線層20、導體單元42向外傳輸。而定位 單元(在本實施例中為孔洞22,但此孔洞不一定要穿透, 也可說是凹洞),可避免焊球之焊料,因為加熱而四處竄 流,而被限定於該孔洞22之中。 而焊料41的設置,可使導體單元42與導線層20的 電性連結更為緊密,避免導體單元42在使用焊球時,無 法完全填滿孔洞22,產生氣泡。 另一方面,獨立半導體封裝元件與晶片31的封裝, 可以有彈性。請參第12圖,晶片31,可以填入絕緣材料, 例如封裝材料(encapsulating material),作為第二絕緣 層51,封住柱狀凸塊32(Pillar bump)以下而露出晶片 31 ;或是,如第13圖所示,第二絕緣層52封住柱狀凸塊 32與晶片31,但露出晶面上表面;或者,如第14圖所示, 只剛好封住柱狀凸塊32而與晶片31切齊。 此外,此一半導體封裝元件,亦可用於多晶片封裝。 請參第15圖,在第一絕緣層的孔洞以外,另外設有可供 晶片61固定連接至導線的空間72,而以孔洞22’另外與 焊球連結。 請參第16圖,其為本發明一第一實施例導線架的示 意圖。其亦即第8圖所示元件的下視圖。其中可見,第一 導電層所形成之封裝導線佈局單元(package trace < s 10 1364101
三達編號:TW3495PA-C layout uni1:)80,巍設於第一絕緣層21之中,其中還包 括複數個定位孔(fiducial mark)90,作為導線架用於晶 片封裝時的定位對齊之用。而本實施例之個別的封裝導線 佈局單元80的形狀,請參第17圖。其中一個封裝導線佈 局單元80中,包括複數個複數個電性絕緣的封裝導線, 構成一封裝導線佈局單元的圖樣,以對應一個待封裝之晶 片。其可能是較小的晶片,以導電點8 4與晶片作電連結,5 或是較大的晶片,以導電點74與晶片作電連結。是以, 本實施例,可作為不同大小晶片的導線架之用。再由第16 圖與第17圖可見,這些複數個封裝導線佈局單元 (unit)80,為實質相同的圖樣,且這些複數個封裝導線佈 局單元(unit)80之間,以絕緣且重覆的形式,係排列成矩 陣狀,嵌設於第一絕緣層21之中。 而各個封裝導線佈局單元(unit)80的圖樣,較佳者 為Fan-in或Fan-out圖樣。且第一導電層20與第二導電 層41,可設有不同的線寬(pitch),以達到Fine Pitch功 能0 第二實施例 請參第18圖及以下,其為本發明第二實施例半導體 封裝元件的製造方法。首先提供一載體19,在本實施例 中,為一銅片(Copper)。其他製法,同第一實施例第1圖 至第4圖所示,而得出第18圖的階段性結果,在載體19 上形成圖樣化的第一導電層20’。 1364101
三達編號:TW3495PA-C 請參第19圖,在第一導電層20’上方,上一層光阻 層25,並且圖案化該光阻層25,留出孔洞27’。請參第 20圖,在孔洞27’中,形成第二導電層27,在本實施例中, • 係以電鍍的方式成型,其為實質平坦狀,並未凸出該第一 . 絕緣層28表面。 移除光阻層25,得到圖樣化之第一導電層20’以及第 二導電層27,如第21圖所示。請參第22圖,以模具填入 塑模材料(molding material)形成第一絕緣層28,以將圖 • 樣化之第一導電層20’以及第二導電層27嵌入於第一絕緣 層28之中。此第一絕緣層28所使用的塑模材料,在本實 施例為epoxy resin,並且具有彈性模量大於1. OGPa的 特性,且其CTE值小於10 ppm/°C的特性。 • 以蝕刻方式,移除載體19,得到封裝前之半導體封 裝元件,如第23圖所示。此封裝前之半導體封裝元件應 用,請參第24圖,其可以焊料33’、導電凸塊32’(Pillar bump)連接至晶片31’。 籲 此外,其中該第二導電層27,可經預處理 (pre-treatment) ’可解決QFN封裝,會因為移除tape, 而產生的resin residue問題。 請參第25圖,第一導電層20’封裝導線佈局上,亦 可設有導電凸點39,可為銀、金、其他金屬或其他導電材 料,並設使對應該導電凸點的封裝導線佈局垂直上方,係 為第一絕緣層28的塑模材料。如此,封裝前之半導體封 裝元件,應用於傳統W i r i ng Bond時,導線可連接至此導 12 1364101
三達編號:TW3495PA-C 電凸點39,可使導線架儘可能接近封裝晶片,並在連接導 線時,不會搖晃,讓製作w i re連結到晶片的效能,大為 提南。 第三實施例 請參照第26〜36圖,其繪示依照本發明第三實施例 之半導體封裝元件之製造方法的流程圖。首先,提供一載 體19’ 。在本實施例中,載體19’為一銅片(Copper)。 其他製法,同第一實施例第1圖至第4圖所示,而得出第 26圖的階段性結果,在載體19’上形成圖樣化的第一導 電層20’。 請參第27圖,在第一導電層20’上方,上一層光阻 層25,並且圖案化該光阻層25,留出孔洞27’。請參第 28圖,在孔洞27’中,形成第二導電層27,在本實施例中, 第二導電層27係以電鍍的方式成型,其為實質平坦狀, 並未凸出該第一絕緣層28表面。 移除光阻層25,得到圖樣化之第一導電層20’以及第 二導電層27,如第29圖所示。請參第30圖,以模具填入 塑模材料(molding material)形成第一絕緣層28,以將圖 樣化之第一導電層20’以及第二導電層27嵌入於第一絕緣 層28之中。此第一絕緣層28所使用的塑模材料,在本實 施例為epoxy resin,並且具有彈性模量大於1. OGPa的 特性,且其CTE值小於10 ppm/°C的特性。 以蝕刻方式,移除載體19’ ,得到封裝前之半導體 13 1364101
三達編號:TW3495PA-C 封裝元件,如第31〜35圖所示。 請參照第31圖,一光阻層81係形成於載體19’上。 然後,光阻層81透過一光罩82進行曝光。光罩82具有 至少一第一開口 82a及至少一第二開口 82b,如第32圖所 示。接著,獲得已圖案化之光阻層81,此以圖案化光阻層 81具有至少一第一開口 81a及至少一第二開口 81b,如第 33圖所示。其中第一開口 81a及第一開口 82a係對應於第 一絕緣層28之内侧區域,第二開口 81b及第二開口 82b 係對應於第一絕緣層28之外侧區域。 然後,請參照第34圖,以已圖案化之光阻層81為遮 罩蝕刻載體19’ 。其中,載體19’及部分之第一導電層 20’同時被蝕刻,使得第一導電層20’之表面20’ a及第 一絕緣層28之表面28a位於不同表面。接著,移除已圖 案化之光阻層81,以形成一支撐環19’ c及至少一定位孔 19’ b於載體19’上,如第35圖所示。 請參照第36圖。在部分之載體19’被選擇性移除 後,支撐環19’ c係形成於載體19’之周邊區域,且定位 孔19’ b係形成於支撐環19’ c内。半導體封裝元件係可 透過支撐環19’ c及定位孔19’ b進行運送,而不會接觸 第一絕緣層28或第二導電層27。因此,可避免對於半導 體封裝元件的機械性損害。 由以上的實施例可知,導電層20或20’(封裝導線) 係以製程直接成形,不需要對導電層進行微影、曝光與蝕 刻,因此導電層不會受到蝕刻線距的限制,以及下切 14 1364101
三達編號:TW3495PA-C (undercutting)的影響封裝導線的可靠度。因而封裝導 線’可以比較適合半導體元件小型化的需求。 而且’封裝導線佈局單元(package trace layout unit)設有Fan~in或Fan-out圖樣的設置,而可達到Fine pitch功效。 再則’甴於孔洞22(定位單元)的設置,可以使焊球 的連結至封裝元件的定位較為精確,避免焊料因加熱竄 流。 此外,甴於使用模具23,以及孔洞22(定位單元)的 設置,係直接以第一絕緣層21的材料設成,使得填充一 次塑模材料,即得形成第一絕緣層21以及形成定位單元, 可以大幅簡化半導體封裝元件之製程。 又且,由苐11圖可見,由於封裝導線20的設置,使 得焊球(solder ball)間的間距,可以大於晶片凸塊 32(Pillar bump)間的間距,而可便於利用對線寬要求較 低的製程加工或製造。 此外,由於第一絕緣層21,使用塑模材料molding material作為各個封裝導線圖樣(package trace pattern) 的載具。是以,各個封裝導線圖樣(package trace pattern) 之間,並無金屬導線連結,這與傳統導線架(lead frame) 在封裝導線圖樣間,必須有連結導線相連不同,而導線架 中導線間的絕緣層,只是單純用於絕緣,並不能作為載 具。因此,依據本發明之實施例,因無連結導線架圖樣的 連結導線,各個封裝單體圖樣,因此更容易切割。 15 < 5 1364101
三達編號:TW3495PA-C 再則,晶片連結至封裝導線後,相較於過去晶片,因 為封裝導線間仍有金屬導線連結,因此,必須切割後才能 個別測試。而依上述實施例,由於各個封裝導線圖樣係為 • 電性區隔,並無金屬導線連結,所以晶片連結至封裝導線 . 後,可作批次測試。可大幅減少測試成本與時間。综上所 述,雖然本發明已以較佳實施例揭露如上,然其並非用以 限定本發明。本發明所屬技術領域中具有通常知識者,在 不脫離本發明之精神和範圍内,當可作各種之更動與潤 飾。如前所述,第一絕緣層21,不見得限定於一層。對於 習於此項技藝人士而言,亦可用幾種材料,分次形成,組 成一複合的絕緣層,或是使用同一材料,分次成形,構成 一絕緣層。但這些變化,仍屬於在本發明之保護範圍内。 因此,本發明之保護範圍當視後附之申請專利範圍所界定 者為準。
·( .5 ) 16 丄:>04i_U 丄
Ξ達編號:TW3495PA-C 【圖式簡單說明】 第1圖至第8圖,為本發明第—實施例,製作—獨立 半導體封裝元件之製作流程說明圖。 立主至第14圖’為本發明第—實施例,製作—獨 立半導體封裝元件,連社至晶片 一 三種:同的晶片封二片的4-步說明圖’並包括 的說^r。圖’為本發明第—實施例,應用於多晶片封裝 第16圖至第17圖,為本發明封 參 裝前的進-步細部說明圖。 70件實^例’未封 第18圖至第25圖, 獨立半導體料元件的朗圖/料二實施例’製作― 第26〜36圖繪示依照本 一 裝元件之製造方法的流程圖。月第二只施例之半導體封
17 1364101
三達編號:TW3495PA-C 【主要元件符號說明】
10 : 載體 11 : 光阻 11, :圖樣化光阻層 19、 19’ :載體 19, b :定位孔 19, c :支樓環 20 : 導電層 20, :第一導電層 20, a:第一導電層之表 21 : 第一絕緣層 22, 22’ :孔洞 23 : 模具 25 : 光阻層 27 : 第二導電層 27, :孔洞 28 : 第一絕緣層 28a :第一絕緣層之表面 31 ' 31 .晶片 32 : 柱狀突塊 32’ :導電凸塊 33、 33’ :焊料 39 : 導電凸點 41 二 第二導電層 18 1364101
三達編號:TW3495PA-C 42 :導體單元 51,52, 53 :第二絕緣層 61 .晶片 • 72 :晶片固定連接至導線的空間 . 74 :導電點 80 :封裝導線佈局單元 81 :光阻層 81a :第一開口 • 81b :第二開口 82 :光罩 82a :第一開口 82b :第二開口 84 :導電點 90 :定位孔
(S ‘) 19
Claims (1)
- 面 申請專利範園:U 安導體封裝元件,包括: 一 s-化導電層’具有第一上表面和第一下表 ah im/2修正替換頁 換頁 一第二圖案化導電層,且 面,第二圖案化導雷"、弟一上表面和第二下表 表面上; 電層设置於第一圖案化導電層的第—上 -由塑模材料構成之第 有第三上表面和第三 a 、中第一絶緣層具 案化導電層完全嵌H案化導電層和第二圖 的第-下表面完=弟—絕緣層内,第—圖案化導電層 複數個封裝導缳佈', θ的弟二下表面,構成 面元整暴露於第—絕緣層的第三上表面。電層的弟-上表 其中圍第1項所述之半導體封裝元件, ^局早凡,且各個封裝導線佈局單元係設有扇入或扇出圖 复中如”翻_第1項所収半導體封裝元件, ^間距。圖案化導電層與第二时化導電層係設有不同 1中請專利範圍第1項所述之半導體封裝元件, 佈局r _ ―0案化導電層構成複數個電絕緣的封裝導線 二早7L,且該複數個封裝導線佈局單元係為實質相同的 圔樣。 20 運 101- 年月日修正替換頁 2011/11/2修正替換頁 5. 知申請專利範圍第1項所述之半導體封裝元件, 其中該個封裝導線佈局單元係排列成矩陣狀。 6. 如申請專利範圍第1項所述之半導體封裝元件, 其中該塑模材料係為環氧樹脂。 7. 如申請專利範圍第1項所述之半導體封裝元件, 更包括複數個金屬凸點,係設置於第一圖案化導電層的第 一下表面上。 8. 如申請專利範圍第1項所述之半導體封裝元件, 更包括至少一半導體晶片,係經由一導電結構電性連接到 第一圖案化導電層的第一下表面。 9. 一種半導體封裝元件,包括: 一第一圖案化導電層,具有第一上表面和第一下表 面; 一由塑模材料構成之第一絕緣層,其中第一絕緣層具 有第二上表面和第二下表面,第一圖案化導電層完全嵌設 於第一絕緣層内,第一圖案化導電層的第一下表面完整暴 露於第一絕緣層的第二下表面,構成複數個封裝導線佈局 單元; 複數個孔洞,形成於該第一絕緣層的第二上表面上, 其中第一圖案化導電層的第一上表面露出;以及 至少一種導電材料,完全嵌設於第一絕緣層的孔洞 内,且電性連接第一圖案化導電層。 10. 如申請專利範圍第9項所述之半導體封裝元件, 其中該第一圖案化導電層構成複數個電絕緣的的封裝導 21始 _ 201】川/2修正替g頁、 圖案局早元’且各個封裳導線佈局單元係設有扇入或扇出 請專利範圍第9項所述之半導體封裝元件, 圖木化導電層與複數個孔洞係設有不同的間距。 枯I·如h專利㈣第9項所述之半導體封裝元件, 弟Γ圖案化導電層構成複數個封裝導線怖局單 7G =獲數個封裝導線佈局單元係為實質相同的圖樣。 U.如令請專利範圍第9項所述之半導體封裝元件, 八以複數㈣裝導線佈局單元係排列成矩陣狀。 H·如申請專利範圍第9項所述之半導體封裝元件, /、中5亥塑模材料係為環氧樹脂。 15. 如申請專利範圍第9項所述之半導體封裝元件, 更包括複數個金屬凸點,係設置於第-圖案化導電層的第 一下表面上。 16. 如申請專利範圍第9項所述之半導體封裝元件, 更包括至少一半導體晶片,係經由一導電結.構電性連接 第一圖案化導電層的第一下表面。 提供一載體; 形成一具有第一上表面和第一下表面的第 17. —種半導體封裝元件的製造方法,包括以下步驟: 導電層; 圖案化 形成一由塑模材料構成的第一絕緣層,其中第—絕緣 層具有第二上表面和第二下表面,第一圖案化導電層完全 嵌設於第一絕緣層内; 9 70王 22 υ^-ΐυι. 2011/11/2修正替換頁 ^ 形成複數個孔洞於第一絕緣層的第二上表面上,其中 第一圖案化導電層的第一上表面露出; ★用至少一種導電材料填充孔洞,該導電材料完全嵌設 於第-絕緣層的孔洞内,且電性連接第一圖案化導電層; 以及 —選擇性移除載體,使第一圖案化導電層的第一下表面 ^暴Γ於第—絕緣層的第二下表面,構成複數個封裝導 深佈局單元。 1 土8.如申請專利範圍帛17項所述之半導體封裝元件 的^中'^第—圖案化導電層構成複數個電絕緣 相πϊίϊ佈局單元,且該複數個封㈣線佈局單元係為 相同的圖案。 的φ Μ專利㈣第17項所述之半導體封裝元件 边法’其巾該複數個封料線佈局單元係排列成矩 ύ\).如 的製造方法二:圍第17項所述之半導體封裝元件 。亥形成第—圖案化導電層的步驟包括: 在该载體上形成第一光阻層; 圖案化第一光阻層; 以及史用圖案化第—光阻層作為掩模,鑛覆第—導電層; 移除圖案化第一光阻層。 21.如申請專利範 的製造方法,17項所述之半導體封裝元件 '、擇性移除載體的步驟包括: 23 1364101 2〇1丨/丨丨/2修正替換頁 mt 在該載體上形成第二光阻層; 圖案化第二光阻層; 使圖木化第_光阻層作為掩模,钱刻载體·以及 移除圖案化第二光阻層。 的,申:專利乾11第21項所述之半導體封裝元件 中該選擇性移除載體的步驟包括:後的m載體和部分的第—圖案化導電層’使得钱刻 後的弟―圖案化導電層的第—下表面和 緣層的第二下表面不位於同—平面。 ^ =·—種半導體封裝元件的製造方法,包括以下步驟: 提供一載體; 形成一具有第一上表面和第一下表面的第 圖案化 導電層 藤j成:具有第二上表面和第二下表面的第二圖案化 ^ θ《―圖案化導電層完全設置於第-圖案化導電声 的第一上表面上; 曰 ^形成一由塑模材料構成的第一絕緣層,第一絕緣層具 :第t上表面和第三下表面,第-圖案化導電層和第:圖 案,導電層完全嵌設於第-絕緣層内,第二圖案化導電; 的第二上表面完整暴露於第一絕緣層的第三上表面;以^ 選擇性移除該載體,使第一圖案化導電層的第一下 面完全暴露於第一絕緣層的第三下表面,構成複數_ 導線佈局單元。 24.如申請專利範圍第23項所述之半導體封裝元件 24 1364101# f & 20丨丨/丨丨72修正替換頁 的封裝㈣化導電層構心复數個電絕緣 相同的=元,且該複數個封震導線佈局單元係為 的製2造5方=請專·_ 23項所述之半導體封裝元件 的封f導績德其中該第一圖案化導電層構成複數個電絕緣 列成矩2局單元’且該複數個封裝導線佈局單元係排 的製L6方ί巾請專利範圍第23項所述之半導體封裝元件 2 ’其中該形成第-圖案化導電層的步驟包括: 在5亥载體上形成第一光阻層; 圖案化第一光阻層;以及 :更用圖案化第一光阻層作為掩模,鍍覆第一導電層。 的f迭方^請專利範圍第26項所述之半導體封裝元件 法’其中該形成第二圖案化導電層的步驟包括: =幸=和該第一圖案化導電層上形成第二光阻層; 圖案化第二光阻層; 以及使用圖案化第二光阻層作為掩模鑛覆第二導電層; 移除圖案化第一和第二光阻層。 方Γ請專利範圍第23項所述之半導體封裝元件 驟為=磨法其中該载體為金屬層,而移除該金屬層的步 的劁i方:申明專利圍第24項所述之半導體封裝元件 其中遠選擇性移除载體的步驟包括: 25在該載體上形成第三光阻層; 圖案化第三光阻層; 第T層作為掩模,載體;以及 移除圖案化的弟三光阻層。 3〇.如申請專利範圍第29項所述之半導體 的製造方法,i中输㈣hi 牛¥體封破凡件 八γ及蝕刻载體的步驟進一步包括‘ 同日守钱刻載體和部分第一圄安彳卜从$ ; p 後的第道“ 的導電層,使得餘刻 後的弟BU化的導電層的第— J 絕緣層的第三下表面不位於 j後的卓-26
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW096148040A TWI364101B (en) | 2006-12-14 | 2007-12-14 | Semiconductor package and a manufacturing method thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW95146945 | 2006-12-14 | ||
TW096148040A TWI364101B (en) | 2006-12-14 | 2007-12-14 | Semiconductor package and a manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200826270A TW200826270A (en) | 2008-06-16 |
TWI364101B true TWI364101B (en) | 2012-05-11 |
Family
ID=39431944
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW096148040A TWI364101B (en) | 2006-12-14 | 2007-12-14 | Semiconductor package and a manufacturing method thereof |
TW099121566A TWI411083B (zh) | 2006-12-14 | 2007-12-14 | 半導體封裝元件及其製造方法 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW099121566A TWI411083B (zh) | 2006-12-14 | 2007-12-14 | 半導體封裝元件及其製造方法 |
Country Status (4)
Country | Link |
---|---|
US (5) | US7795071B2 (zh) |
JP (3) | JP2008153622A (zh) |
DE (1) | DE102007034402B4 (zh) |
TW (2) | TWI364101B (zh) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9177899B2 (en) | 2012-07-31 | 2015-11-03 | Mediatek Inc. | Semiconductor package and method for fabricating base for semiconductor package |
US10573615B2 (en) | 2012-07-31 | 2020-02-25 | Mediatek Inc. | Semiconductor package and method for fabricating base for semiconductor package |
US10991669B2 (en) | 2012-07-31 | 2021-04-27 | Mediatek Inc. | Semiconductor package using flip-chip technology |
Families Citing this family (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102007034402B4 (de) | 2006-12-14 | 2014-06-18 | Advanpack Solutions Pte. Ltd. | Halbleiterpackung und Herstellungsverfahren dafür |
JP5114130B2 (ja) * | 2007-08-24 | 2013-01-09 | 新光電気工業株式会社 | 配線基板及びその製造方法、及び半導体装置 |
US8536458B1 (en) | 2009-03-30 | 2013-09-17 | Amkor Technology, Inc. | Fine pitch copper pillar package and method |
TWI469289B (zh) * | 2009-12-31 | 2015-01-11 | 矽品精密工業股份有限公司 | 半導體封裝結構及其製法 |
TWI433278B (zh) | 2011-03-10 | 2014-04-01 | 矽品精密工業股份有限公司 | 無承載板之封裝件及其製法 |
US8492893B1 (en) | 2011-03-16 | 2013-07-23 | Amkor Technology, Inc. | Semiconductor device capable of preventing dielectric layer from cracking |
US8552540B2 (en) * | 2011-05-10 | 2013-10-08 | Conexant Systems, Inc. | Wafer level package with thermal pad for higher power dissipation |
US10109503B2 (en) | 2011-07-22 | 2018-10-23 | Advanpack Solutions Pte Ltd. | Method of manufacturing semiconductor package device |
TWI497668B (zh) * | 2011-07-27 | 2015-08-21 | 矽品精密工業股份有限公司 | 半導體封裝件及其製法 |
US8780576B2 (en) | 2011-09-14 | 2014-07-15 | Invensas Corporation | Low CTE interposer |
US9275877B2 (en) | 2011-09-20 | 2016-03-01 | Stats Chippac, Ltd. | Semiconductor device and method of forming semiconductor package using panel form carrier |
CN103975427B (zh) | 2011-10-07 | 2017-03-01 | 沃尔泰拉半导体公司 | 互连衬底的功率管理应用 |
TWI503935B (zh) | 2011-10-17 | 2015-10-11 | 矽品精密工業股份有限公司 | 半導體封裝件及其製法 |
CN106711104B (zh) * | 2011-10-20 | 2021-01-05 | 先进封装技术私人有限公司 | 封装基板及其制作工艺、半导体元件封装结构及制作工艺 |
CN103137570B (zh) * | 2011-11-29 | 2016-02-10 | 先进封装技术私人有限公司 | 基板结构、半导体封装元件及基板结构的制造方法 |
US9723717B2 (en) | 2011-12-19 | 2017-08-01 | Advanpack Solutions Pte Ltd. | Substrate structure, semiconductor package device, and manufacturing method of semiconductor package |
MY171427A (en) | 2012-03-26 | 2019-10-12 | Advanpack Solutions Pte Ltd | Multi-layer substrate for semiconductor packaging |
TWI471989B (zh) * | 2012-05-18 | 2015-02-01 | 矽品精密工業股份有限公司 | 半導體封裝件及其製法 |
CN108807190A (zh) * | 2013-02-21 | 2018-11-13 | 先进封装技术私人有限公司 | 半导体结构及其制造方法 |
TWI474417B (zh) * | 2014-06-16 | 2015-02-21 | Phoenix Pioneer Technology Co Ltd | 封裝方法 |
CN104051369A (zh) * | 2014-07-02 | 2014-09-17 | 上海朕芯微电子科技有限公司 | 一种用于2.5d封装的中间互联层及其制备方法 |
JP6562494B2 (ja) * | 2014-12-26 | 2019-08-21 | 大口マテリアル株式会社 | 半導体装置の製造方法 |
JP2016122807A (ja) * | 2014-12-25 | 2016-07-07 | Shマテリアル株式会社 | 半導体装置用基板及びその製造方法 |
JP6562493B2 (ja) * | 2014-12-25 | 2019-08-21 | 大口マテリアル株式会社 | 半導体装置用基板及びその製造方法 |
JP2016122809A (ja) * | 2014-12-25 | 2016-07-07 | Shマテリアル株式会社 | 半導体装置用配線部材及びその製造方法 |
JP2016122808A (ja) * | 2014-12-25 | 2016-07-07 | Shマテリアル株式会社 | 半導体装置用基板及びその製造方法 |
JP6562495B2 (ja) * | 2014-12-26 | 2019-08-21 | 大口マテリアル株式会社 | 半導体装置の製造方法 |
WO2016104713A1 (ja) * | 2014-12-25 | 2016-06-30 | Shマテリアル株式会社 | 半導体装置用基板、半導体装置用配線部材及びそれらの製造方法、並びに、半導体装置用基板を用いた半導体装置の製造方法 |
JP2016207893A (ja) | 2015-04-24 | 2016-12-08 | イビデン株式会社 | プリント配線板およびその製造方法 |
JP6512610B2 (ja) * | 2016-05-20 | 2019-05-15 | 大口マテリアル株式会社 | 多列型半導体装置用配線部材及びその製造方法 |
JP6512609B2 (ja) * | 2016-05-20 | 2019-05-15 | 大口マテリアル株式会社 | 多列型半導体装置用配線部材及びその製造方法 |
JP2017208516A (ja) * | 2016-05-20 | 2017-11-24 | Shマテリアル株式会社 | 多列型半導体装置用配線部材及びその製造方法 |
US9911720B1 (en) | 2016-08-19 | 2018-03-06 | Infineon Technologies Americas Corp. | Power switch packaging with pre-formed electrical connections for connecting inductor to one or more transistors |
MY177199A (en) | 2016-11-30 | 2020-09-09 | Qdos Flexcircuits Sdn Bhd | An integrated circuit substrate and method of producing thereof |
TWI664706B (zh) * | 2017-04-21 | 2019-07-01 | 新加坡商先進科技新加坡有限公司 | 包含可去除載體的可佈線電鑄襯底 |
TWI660225B (zh) * | 2017-04-21 | 2019-05-21 | 新加坡商先進科技新加坡有限公司 | 製作在可佈線襯底上的顯示面板 |
CN111326424A (zh) * | 2018-12-14 | 2020-06-23 | 无锡华润矽科微电子有限公司 | Qfn框架的布置及封装生产方法 |
Family Cites Families (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US45024A (en) * | 1864-11-15 | Improvement in fuse for explosive shells | ||
US194855A (en) * | 1877-09-04 | Improvement in cotton-harvesters | ||
US17221A (en) * | 1857-05-05 | Improvement in cotton-seed planters | ||
US88833A (en) * | 1869-04-13 | Improvement in carpenters gauge | ||
JPH02265243A (ja) | 1989-04-05 | 1990-10-30 | Nec Corp | 多層配線およびその形成方法 |
US5046238A (en) * | 1990-03-15 | 1991-09-10 | Rogers Corporation | Method of manufacturing a multilayer circuit board |
JPH04145634A (ja) * | 1990-10-05 | 1992-05-19 | Minolta Camera Co Ltd | Icパッケージ |
US5440805A (en) * | 1992-03-09 | 1995-08-15 | Rogers Corporation | Method of manufacturing a multilayer circuit |
JPH06268101A (ja) * | 1993-03-17 | 1994-09-22 | Hitachi Ltd | 半導体装置及びその製造方法、電子装置、リ−ドフレ−ム並びに実装基板 |
JP2856061B2 (ja) * | 1994-01-19 | 1999-02-10 | ソニー株式会社 | リードフレームとその製造方法 |
JP2899540B2 (ja) | 1995-06-12 | 1999-06-02 | 日東電工株式会社 | フィルムキャリアおよびこれを用いた半導体装置 |
JPH09312374A (ja) * | 1996-05-24 | 1997-12-02 | Sony Corp | 半導体パッケージ及びその製造方法 |
JP3855320B2 (ja) * | 1996-10-16 | 2006-12-06 | 株式会社トッパンNecサーキットソリューションズ | 半導体装置用基板の製造方法及び半導体装置の製造方法 |
JP4282777B2 (ja) * | 1996-10-16 | 2009-06-24 | 株式会社トッパンNecサーキットソリューションズ | 半導体装置用基板及び半導体装置の製造方法 |
JPH1174413A (ja) * | 1997-07-01 | 1999-03-16 | Sony Corp | リードフレームとリードフレームの製造方法と半導体装置と半導体装置の組立方法と電子機器 |
US6230400B1 (en) * | 1999-09-17 | 2001-05-15 | George Tzanavaras | Method for forming interconnects |
US6294840B1 (en) | 1999-11-18 | 2001-09-25 | Lsi Logic Corporation | Dual-thickness solder mask in integrated circuit package |
JP4489221B2 (ja) | 1999-12-14 | 2010-06-23 | 大日本印刷株式会社 | 転写用配線部材およびその製造方法 |
JP2001217340A (ja) | 2000-02-01 | 2001-08-10 | Nec Corp | 半導体装置及びその製造方法 |
US6909054B2 (en) | 2000-02-25 | 2005-06-21 | Ibiden Co., Ltd. | Multilayer printed wiring board and method for producing multilayer printed wiring board |
JP2001319992A (ja) * | 2000-02-28 | 2001-11-16 | Shinko Electric Ind Co Ltd | 配線基板、半導体装置及びそれらの製造方法 |
JP2001338947A (ja) | 2000-05-26 | 2001-12-07 | Nec Corp | フリップチップ型半導体装置及びその製造方法 |
JP2002076040A (ja) | 2000-08-30 | 2002-03-15 | Hitachi Ltd | 半導体装置及びその製造方法 |
JP2002222895A (ja) | 2001-01-25 | 2002-08-09 | Sumitomo Bakelite Co Ltd | 半導体装置およびその製造方法 |
JP2002261190A (ja) | 2001-02-28 | 2002-09-13 | Sony Corp | 半導体装置、その製造方法及び電子機器 |
US6528869B1 (en) * | 2001-04-06 | 2003-03-04 | Amkor Technology, Inc. | Semiconductor package with molded substrate and recessed input/output terminals |
US6784376B1 (en) * | 2001-08-16 | 2004-08-31 | Amkor Technology, Inc. | Solderable injection-molded integrated circuit substrate and method therefor |
US6861757B2 (en) * | 2001-09-03 | 2005-03-01 | Nec Corporation | Interconnecting substrate for carrying semiconductor device, method of producing thereof and package of semiconductor device |
JP4322453B2 (ja) * | 2001-09-27 | 2009-09-02 | 株式会社東芝 | 半導体装置およびその製造方法 |
KR100439407B1 (ko) | 2002-04-11 | 2004-07-09 | 삼성전기주식회사 | 반도체소자 패키지 제조방법 |
US7474538B2 (en) * | 2002-05-27 | 2009-01-06 | Nec Corporation | Semiconductor device mounting board, method of manufacturing the same, method of inspecting the same, and semiconductor package |
JP3591524B2 (ja) | 2002-05-27 | 2004-11-24 | 日本電気株式会社 | 半導体装置搭載基板とその製造方法およびその基板検査法、並びに半導体パッケージ |
US6570263B1 (en) | 2002-06-06 | 2003-05-27 | Vate Technology Co., Ltd. | Structure of plated wire of fiducial marks for die-dicing package |
EP1527480A2 (en) | 2002-08-09 | 2005-05-04 | Casio Computer Co., Ltd. | Semiconductor device and method of manufacturing the same |
CN100342526C (zh) | 2003-08-22 | 2007-10-10 | 全懋精密科技股份有限公司 | 有电性连接垫金属保护层的半导体封装基板结构及其制法 |
US7145238B1 (en) * | 2004-05-05 | 2006-12-05 | Amkor Technology, Inc. | Semiconductor package and substrate having multi-level vias |
JP4558413B2 (ja) | 2004-08-25 | 2010-10-06 | 新光電気工業株式会社 | 基板、半導体装置、基板の製造方法、及び半導体装置の製造方法 |
JP4768994B2 (ja) | 2005-02-07 | 2011-09-07 | ルネサスエレクトロニクス株式会社 | 配線基板および半導体装置 |
US7875966B2 (en) * | 2005-02-14 | 2011-01-25 | Stats Chippac Ltd. | Stacked integrated circuit and package system |
CN101213663B (zh) * | 2005-06-30 | 2010-05-19 | 费查尔德半导体有限公司 | 半导体管芯封装及其制作方法 |
JP5326281B2 (ja) | 2006-01-06 | 2013-10-30 | ルネサスエレクトロニクス株式会社 | 半導体搭載用配線基板、その製造方法、及び半導体パッケージ |
DE102007034402B4 (de) | 2006-12-14 | 2014-06-18 | Advanpack Solutions Pte. Ltd. | Halbleiterpackung und Herstellungsverfahren dafür |
TWI414048B (zh) | 2008-11-07 | 2013-11-01 | Advanpack Solutions Pte Ltd | 半導體封裝件與其製造方法 |
US8796844B2 (en) | 2009-09-02 | 2014-08-05 | Advanpack Solutions Pte Ltd. | Package structure |
US8866301B2 (en) | 2010-05-18 | 2014-10-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers with interconnection structures |
US8865525B2 (en) | 2010-11-22 | 2014-10-21 | Bridge Semiconductor Corporation | Method of making cavity substrate with built-in stiffener and cavity substrate manufactured thereby |
JP5855905B2 (ja) | 2010-12-16 | 2016-02-09 | 日本特殊陶業株式会社 | 多層配線基板及びその製造方法 |
US10109503B2 (en) | 2011-07-22 | 2018-10-23 | Advanpack Solutions Pte Ltd. | Method of manufacturing semiconductor package device |
US9723717B2 (en) | 2011-12-19 | 2017-08-01 | Advanpack Solutions Pte Ltd. | Substrate structure, semiconductor package device, and manufacturing method of semiconductor package |
-
2007
- 2007-07-24 DE DE102007034402.5A patent/DE102007034402B4/de active Active
- 2007-09-14 US US11/898,717 patent/US7795071B2/en active Active
- 2007-09-25 JP JP2007247589A patent/JP2008153622A/ja active Pending
- 2007-12-14 TW TW096148040A patent/TWI364101B/zh active
- 2007-12-14 TW TW099121566A patent/TWI411083B/zh active
-
2008
- 2008-11-26 US US12/292,813 patent/US9396982B2/en active Active
-
2009
- 2009-08-03 US US12/534,166 patent/US9269601B2/en active Active
-
2010
- 2010-06-29 US US12/826,307 patent/US9287157B2/en active Active
-
2011
- 2011-07-29 JP JP2011167324A patent/JP5887650B2/ja active Active
-
2014
- 2014-09-16 JP JP2014188174A patent/JP6057190B2/ja active Active
-
2016
- 2016-07-18 US US15/213,355 patent/US20160329306A1/en not_active Abandoned
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9177899B2 (en) | 2012-07-31 | 2015-11-03 | Mediatek Inc. | Semiconductor package and method for fabricating base for semiconductor package |
US10573615B2 (en) | 2012-07-31 | 2020-02-25 | Mediatek Inc. | Semiconductor package and method for fabricating base for semiconductor package |
US10573616B2 (en) | 2012-07-31 | 2020-02-25 | Mediatek Inc. | Semiconductor package and method for fabricating base for semiconductor package |
US10580747B2 (en) | 2012-07-31 | 2020-03-03 | Mediatek Inc. | Semiconductor package and method for fabricating base for semiconductor package |
US10991669B2 (en) | 2012-07-31 | 2021-04-27 | Mediatek Inc. | Semiconductor package using flip-chip technology |
US11469201B2 (en) | 2012-07-31 | 2022-10-11 | Mediatek Inc. | Semiconductor package and method for fabricating base for semiconductor package |
Also Published As
Publication number | Publication date |
---|---|
US9287157B2 (en) | 2016-03-15 |
TW201042744A (en) | 2010-12-01 |
TW200826270A (en) | 2008-06-16 |
JP2015008332A (ja) | 2015-01-15 |
TWI411083B (zh) | 2013-10-01 |
JP5887650B2 (ja) | 2016-03-16 |
US20090291530A1 (en) | 2009-11-26 |
US20080145967A1 (en) | 2008-06-19 |
DE102007034402A1 (de) | 2008-06-26 |
DE102007034402B4 (de) | 2014-06-18 |
US20090102043A1 (en) | 2009-04-23 |
JP2011238964A (ja) | 2011-11-24 |
JP2008153622A (ja) | 2008-07-03 |
US9396982B2 (en) | 2016-07-19 |
US20100264526A1 (en) | 2010-10-21 |
US7795071B2 (en) | 2010-09-14 |
US20160329306A1 (en) | 2016-11-10 |
JP6057190B2 (ja) | 2017-01-11 |
US9269601B2 (en) | 2016-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI364101B (en) | Semiconductor package and a manufacturing method thereof | |
TWI392066B (zh) | 封裝結構及其製法 | |
US6909178B2 (en) | Semiconductor device and method of manufacturing the same | |
JP5690466B2 (ja) | 半導体チップパッケージの製造方法 | |
US8178964B2 (en) | Semiconductor device package with die receiving through-hole and dual build-up layers over both side-surfaces for WLP and method of the same | |
US20080217761A1 (en) | Structure of semiconductor device package and method of the same | |
US20080237828A1 (en) | Semiconductor device package with die receiving through-hole and dual build-up layers over both side-surfaces for wlp and method of the same | |
JP4093818B2 (ja) | 半導体装置の製造方法 | |
JP2008160084A (ja) | ダイ収容キャビティを備えたウェーハレベルパッケージおよびその方法 | |
US20060079027A1 (en) | Semiconductor device and its manufacturing method | |
JP4379102B2 (ja) | 半導体装置の製造方法 | |
JP4761662B2 (ja) | 回路装置の製造方法 | |
US7053492B2 (en) | Circuit device and method of manufacturing the same | |
JP2004079716A (ja) | 半導体用csp型パッケージ及びその製造方法 | |
JP3732378B2 (ja) | 半導体装置の製造方法 | |
JP4073308B2 (ja) | 回路装置の製造方法 | |
JP5378643B2 (ja) | 半導体装置及びその製造方法 | |
JP2007073765A (ja) | 半導体パッケージ及びその製造方法 | |
CN102356462A (zh) | 半导体元件用基板的制造方法及半导体器件 | |
TWI430418B (zh) | 引線架及其製造方法 | |
JP2000040676A (ja) | 半導体装置の製造方法 | |
KR20130023432A (ko) | 반도체 패키지용 리드 프레임 구조, 이의 제조방법 및 이를 이용한 반도체 패키지 제조방법 | |
JP4663172B2 (ja) | 半導体装置の製造方法 | |
JP5175823B2 (ja) | 半導体パッケージの製造方法 | |
JP2003188333A (ja) | 半導体装置およびその製造方法 |