Nothing Special   »   [go: up one dir, main page]

JP2006201434A - Photomask for exposure of solder resist and wiring substrate exposed using the same or method for producing the same - Google Patents

Photomask for exposure of solder resist and wiring substrate exposed using the same or method for producing the same Download PDF

Info

Publication number
JP2006201434A
JP2006201434A JP2005012484A JP2005012484A JP2006201434A JP 2006201434 A JP2006201434 A JP 2006201434A JP 2005012484 A JP2005012484 A JP 2005012484A JP 2005012484 A JP2005012484 A JP 2005012484A JP 2006201434 A JP2006201434 A JP 2006201434A
Authority
JP
Japan
Prior art keywords
solder resist
resist layer
photomask
layer
light
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005012484A
Other languages
Japanese (ja)
Other versions
JP4892835B2 (en
Inventor
Akane Kobayashi
茜 小林
Kenji Hisamatsu
賢治 久松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toppan Inc
Original Assignee
Toppan Printing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toppan Printing Co Ltd filed Critical Toppan Printing Co Ltd
Priority to JP2005012484A priority Critical patent/JP4892835B2/en
Publication of JP2006201434A publication Critical patent/JP2006201434A/en
Application granted granted Critical
Publication of JP4892835B2 publication Critical patent/JP4892835B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Preparing Plates And Mask In Photomechanical Process (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To solve the following problem that in a wiring substrate having a solder resist layer in an uppermost surface layer, at the time of exposing the solder resist layer to form a plurality of openings in the layer, the phenomenon that the solder resist at the bottom of opening edges is cured by reflected light from a circuit pattern and cannot be removed by development occurs, and by the phenomenon, the ratio of resist residue to removed resist increases in accordance with reduction in the diameter of openings. <P>SOLUTION: At the time of exposing the solder resist layer to form a plurality of openings in the layer, a photomask having a semi-transparent part at the outer side of each light shielding part is used. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

本発明は配線基板およびその製造方法に関するものであり、特に配線基板のソルダーレジスト層形成時の露光用フォトマスクに関する。   The present invention relates to a wiring board and a method for manufacturing the same, and more particularly to a photomask for exposure when forming a solder resist layer on a wiring board.

従来の配線基板は、該基板の少なくとも片側の最表層に端子ホール等の開口部分があり、該開口部の隣接回路間のはんだブリッジの防止、または電子機器の使用環境から最表層の回路を保護することを目的としたソルダーレジスト層を有している。すなわち、ソルダーレジスト層は、高信頼性の配線基板を形成するためには必要不可欠である。   The conventional wiring board has an opening such as a terminal hole on the outermost layer on at least one side of the board, and prevents the solder bridge between adjacent circuits in the opening or protects the outermost circuit from the environment where the electronic device is used. It has a solder resist layer for the purpose. That is, the solder resist layer is indispensable for forming a highly reliable wiring board.

従来、ソルダーレジスト層は配線回路が形成された基材に感光性ソルダーレジストの樹脂液を塗布し、所定のパターンに合わせてフォトマスクを介して露光を行い、現像し、露光光の照射部分を硬化させるという工程によって形成されていた。さらに、ソルダーレジスト層形成後には、開口部から露出した配線回路上にニッケルおよび金などの金属層を設ける。しかしながら、従来の方法では開口径が小さくなるに従い開口部端の底部にソルダーレジスト樹脂が残るソルダーレジスト樹脂残渣の問題が発生する。   Conventionally, a solder resist layer is obtained by applying a resin solution of a photosensitive solder resist to a substrate on which a wiring circuit is formed, performing exposure through a photomask in accordance with a predetermined pattern, developing, and exposing an exposure light irradiation portion. It was formed by a process of curing. Further, after the solder resist layer is formed, a metal layer such as nickel and gold is provided on the wiring circuit exposed from the opening. However, in the conventional method, as the opening diameter becomes smaller, a problem of solder resist resin residue in which the solder resist resin remains at the bottom of the opening end occurs.

図5(a)〜(d)は、従来のフォトマスクを用いた露光工程でのソルダーレジスト層の硬化工程を示した模式側断面図である。図5(a)に示したように基材1上には、最表層に回路パターン2が形成されている。前記基材1は1層または複数層の配線層が積層されたコア基板であり、該コア基板の回路パターンと前記最表層の回路パターン2とは導通されている(図示せず)。図5(b)に示したように基材および回路パターンの上全面に、ソルダーレジスト層3を塗布形成する。図5(c)では、回路パターン2上のソルダーレジスト層に開口部を形成するため、フォトマスク4を用いて露光光5により露光処理を行う。フォトマスク4には、ソルダーレジスト層の開口部の部分に遮光部7が設けられてあり、遮光部7以外は透過部6である。この露光光の照射時、回路パターン2からの反射光により、ソルダーレジスト層を形成する必要のない開口部端底部のソルダーレジストが硬化し、現像によって除去できない現象が起こる。この現象により前記断面の開口部端底部にソルダーレジスト樹脂の残渣が発生し、開口部の径が小さくなるに従いソルダーレジスト除去部に対するソルダーレジスト残渣部の割合が大きくなるという問題が発生する。図5(d)では、ソルダーレジスト層の未露光部を現像処理によって除去し開口部を形成し、端子ホール8を形成する。以上の工程により、最表層に端子ホールとソルダーレジスト層が完成する。   FIGS. 5A to 5D are schematic side sectional views showing a solder resist layer curing step in an exposure step using a conventional photomask. As shown in FIG. 5A, the circuit pattern 2 is formed on the outermost layer on the substrate 1. The base 1 is a core substrate on which one or more wiring layers are laminated, and the circuit pattern of the core substrate and the circuit pattern 2 of the outermost layer are electrically connected (not shown). As shown in FIG. 5B, the solder resist layer 3 is applied and formed on the entire surface of the substrate and the circuit pattern. In FIG. 5C, in order to form an opening in the solder resist layer on the circuit pattern 2, an exposure process is performed with the exposure light 5 using the photomask 4. The photomask 4 is provided with a light-shielding portion 7 at the opening portion of the solder resist layer, and a portion other than the light-shielding portion 7 is a transmissive portion 6. When the exposure light is irradiated, the reflected light from the circuit pattern 2 hardens the solder resist at the bottom of the opening where it is not necessary to form a solder resist layer, and a phenomenon that cannot be removed by development occurs. Due to this phenomenon, a residue of the solder resist resin is generated at the bottom end of the opening in the cross section, and the ratio of the solder resist residue to the solder resist removal portion increases as the diameter of the opening decreases. In FIG. 5D, an unexposed portion of the solder resist layer is removed by a development process to form an opening, and a terminal hole 8 is formed. Through the above steps, a terminal hole and a solder resist layer are completed on the outermost layer.

ソルダーレジストをパターニングする際、ソルダーレジスト層形成部の積算露光量を減らすことにより、開口部端底部の不要なソルダーレジストは除去しやすくなる。しかし、積算露光量が少ないとソルダーレジスト層の信頼性が低下する問題が発生する。すなわち、最表層の回路保護の信頼性が低下し、電子機器の使用環境での回路パターンの高信頼性が損なわれる問題となる。(特許文献1参照)。   When patterning the solder resist, by reducing the integrated exposure amount of the solder resist layer forming portion, unnecessary solder resist at the bottom end of the opening can be easily removed. However, when the integrated exposure amount is small, there is a problem that the reliability of the solder resist layer is lowered. That is, the reliability of the circuit protection on the outermost layer is lowered, and the high reliability of the circuit pattern in the environment where the electronic device is used becomes a problem. (See Patent Document 1).

以下に、公知文献を記す。
特開平5−29754号公報
The known literature is described below.
Japanese Patent Laid-Open No. 5-29754

本発明は、前述のようにソルダーレジスト層形成時に露光工程において、回路パターンからの反射光によってソルダーレジスト層を形成する必要のない開口部端底部のソルダーレジストが硬化することから、開口部端底部にソルダーレジスト樹脂の残渣が発生し、開口部の径が小さくなるに従いレジスト除去部に対するレジスト残渣部の割合が大きくなるという問題を解消し、樹脂絶縁層に複数の導体回路を有する配線基板のソルダーレジスト層のパターニングにおいて開口部端底部のソルダーレジスト残渣が少なく、かつ信頼性の高い配線基板を提供するところにある。特に、リール・ツー・リール工法により生産性を向上させた配線基板の製造方法を提供するところにある。   Since the solder resist at the bottom end of the opening that does not require the formation of the solder resist layer by the reflected light from the circuit pattern is cured in the exposure process when forming the solder resist layer as described above, the bottom end of the opening is cured. Solder resist resin residue is generated in the solder, and the problem that the ratio of the resist residue portion to the resist removal portion becomes larger as the opening diameter becomes smaller is solved, and the solder of the wiring board having a plurality of conductor circuits in the resin insulation layer In patterning of a resist layer, there is provided a highly reliable wiring board with little solder resist residue at the bottom of the opening. In particular, the present invention is to provide a method of manufacturing a wiring board with improved productivity by a reel-to-reel method.

本発明において上記課題を解決するために、まず請求項1に係る発明は、少なくとも片側の最表層にソルダーレジスト層を有し配線層と絶縁層を交互に積層し各配線を導通させ回路を形成した配線基板において、該ソルダーレジスト層に複数の開口部を形成する露光処理時に用いるフォトマスクであって、遮光部の外側に半透過部を設けたフォトマスクである。   In order to solve the above-mentioned problems in the present invention, first, the invention according to claim 1 has a solder resist layer on at least one outermost layer, and a wiring layer and an insulating layer are alternately laminated to form a circuit by electrically connecting each wiring. In the printed circuit board, the photomask is used for an exposure process for forming a plurality of openings in the solder resist layer, and the photomask is provided with a semi-transmissive portion outside the light shielding portion.

また、請求項2に係る発明は、前記遮光部のうち少なくとも1つが直径150μm以下のパターンを含むことを特徴とする請求項1記載のフォトマスクである。   The invention according to claim 2 is the photomask according to claim 1, wherein at least one of the light shielding portions includes a pattern having a diameter of 150 μm or less.

また、請求項3に係る発明は、前記半透過部が前記遮光部の直径に対して1〜30%拡大した直径を有する請求項1または2記載のフォトマスクである。   The invention according to claim 3 is the photomask according to claim 1 or 2, wherein the semi-transmissive portion has a diameter that is 1 to 30% larger than a diameter of the light shielding portion.

また、請求項4に係る発明は、前記半透過部の透過光量が透過部の5〜90%である特徴を有する請求項1乃至3のいずれかに記載のフォトマスクである。   The invention according to claim 4 is the photomask according to any one of claims 1 to 3, characterized in that a transmitted light amount of the semi-transmissive portion is 5 to 90% of that of the transmissive portion.

また、請求項5に係る発明は、少なくとも片側の最表層にソルダーレジスト層を有し配線層と絶縁層を交互に積層し各配線を導通させ回路を形成した配線基板の製造方法において、該ソルダーレジスト層に複数の開口部を形成する露光処理に用いるフォトマスクとして請求項1乃至の4いずれかに記載のフォトマスクを用いて露光処理を行う配線基板の製造方法である。   According to a fifth aspect of the present invention, there is provided a method for manufacturing a wiring board in which a solder resist layer is provided on at least one outermost layer, wiring layers and insulating layers are alternately laminated, and each wiring is made conductive to form a circuit. 5. A method for manufacturing a wiring board, wherein an exposure process is performed using the photomask according to claim 1 as a photomask used in an exposure process for forming a plurality of openings in a resist layer.

また、請求項6に係る発明は、前記露光処理がリール・ツー・リール工法により行われることを特徴とする請求項5記載の配線基板の製造方法である。   The invention according to claim 6 is the method for manufacturing a wiring board according to claim 5, wherein the exposure processing is performed by a reel-to-reel method.

また、請求項7に係る発明は、請求項1乃至4のいずれかに記載のフォトマスクを用いて該ソルダーレジスト層に複数の開口部を形成した配線基板である。   The invention according to claim 7 is a wiring board in which a plurality of openings are formed in the solder resist layer using the photomask according to any one of claims 1 to 4.

樹脂絶縁層に複数の導体回路を有する配線基板のソルダーレジスト層のパターニングにおいて本発明のフォトマスクを用いることにより開口部端底部のレジスト残渣が少なく、かつ信頼性の高い配線基板が得られた。   By using the photomask of the present invention in the patterning of the solder resist layer of the wiring board having a plurality of conductor circuits in the resin insulating layer, a highly reliable wiring board with little resist residue at the bottom of the opening portion was obtained.

以下、本発明の実施の形態をさらに詳細に説明する。図1は、本発明のソルダーレジスト層形成工程を説明する側断面図で、(a)は露光後で、(b)は現像後である。本発明の配線基板は、回路パターンが片面のみに存在する場合、両面に存在する場合、さらにまた多層に回路パターンが形成されている場合のいずれであっても差し支えない。なお、図1は片側の最表層に回路パターンおよびソルダーレジスト層を形成した図面であり、これを用いて説明する。   Hereinafter, embodiments of the present invention will be described in more detail. FIG. 1 is a side sectional view for explaining the solder resist layer forming step of the present invention, wherein (a) is after exposure and (b) is after development. The wiring board of the present invention may be any of the case where the circuit pattern exists only on one side, the case where the circuit pattern exists on both sides, and the case where the circuit pattern is formed in multiple layers. FIG. 1 is a diagram in which a circuit pattern and a solder resist layer are formed on the outermost layer on one side, and will be described using this.

図1(a)は、基材10の最表層に回路パターン11が形成されている。基材の最表層および回路パターンの表面全体にネガ型の感光性樹脂によってソルダーレジスト層12が形成されている。前記ソルダーレジスト層12の上に本発明のフォトマスクを用いて露光処理をする。その結果、開口部となる未硬化部13を中心に、その左右に主に半透過部からの光による硬化部14、その外側に主に透過部からの光による硬化部15が形成する。図1(b)は現像後のソルダーレジスト層16であり、図1(a)未硬化部13は開口部となり、端子ホール17が形成されている。ソルダーレジスト層16には、主に半透過部からの光による硬化部14、その外側に主に透過部からの光による硬化部15が完成する。   In FIG. 1A, the circuit pattern 11 is formed on the outermost surface layer of the substrate 10. A solder resist layer 12 is formed of a negative photosensitive resin on the outermost surface of the substrate and the entire surface of the circuit pattern. The solder resist layer 12 is exposed using the photomask of the present invention. As a result, around the uncured portion 13 serving as the opening, a cured portion 14 mainly formed of light from the semi-transmissive portion is formed on the left and right sides thereof, and a cured portion 15 mainly formed of light from the transmissive portion is formed outside thereof. FIG. 1B shows a solder resist layer 16 after development. FIG. 1A shows an uncured portion 13 as an opening, and a terminal hole 17 is formed. The solder resist layer 16 is completed with a cured portion 14 mainly caused by light from the semi-transmissive portion and a cured portion 15 mainly caused by light from the transmissive portion on the outer side thereof.

本発明のソルダーレジスト層としては、液状およびドライフィルムのどちらでも差し支えない。液状ソルダーレジストの塗布方法としては、例えばスクリーン印刷法、ローラーコート法、ディップコート法、スプレーコート法、スピナーコート法、カーテンコート法が例示できるがこれらに限定されるものではない。ドライフィルムソルダーレジスト層の形成方法としては、ロールラミネート法、平板ラミネート法、平板プレス法などの各種手段を用いることができる。なお、ソルダーレジストの膜厚は10〜40μm程度である。また、ソルダーレジスト層形成樹脂としてはエポキシ系の絶縁樹脂が一般に用いられる。   The solder resist layer of the present invention may be either a liquid or a dry film. Examples of the method for applying the liquid solder resist include, but are not limited to, a screen printing method, a roller coating method, a dip coating method, a spray coating method, a spinner coating method, and a curtain coating method. As a method for forming the dry film solder resist layer, various means such as a roll laminating method, a flat plate laminating method, and a flat plate pressing method can be used. In addition, the film thickness of a soldering resist is about 10-40 micrometers. In addition, an epoxy-based insulating resin is generally used as the solder resist layer forming resin.

ソルダーレジスト露光処理では、図2に示したように、フォトマスク18にはソルダーレジスト層の開口させたい部分に対応した遮光部19を設けたものを使用する。さらに、前記フォトマスクは遮光部の外側に一定幅の半透過部20を有する。ここで、遮光部とは露光光を通さない部分、半透過部とは露光光の一部を通す部分のことである。半透過部は遮光部の径に対し1〜30%拡大した径を有し、遮光部を取り囲む形で配置されている。半透過部では相対的に露光量が少なくなり、回路パターンからの光の反射が減少し現像により除去されやすくなる。フォトマスクの材質は、ガラス、透明フィルムなど通常使用されるものであれば何であってもよい。   In the solder resist exposure process, as shown in FIG. 2, the photomask 18 is provided with a light shielding portion 19 corresponding to a portion of the solder resist layer to be opened. Further, the photomask has a semi-transmissive portion 20 having a constant width outside the light shielding portion. Here, the light shielding part is a part through which the exposure light is not transmitted, and the semi-transmission part is a part through which a part of the exposure light is transmitted. The semi-transmissive portion has a diameter that is 1 to 30% larger than the diameter of the light shielding portion, and is disposed so as to surround the light shielding portion. In the semi-transmissive portion, the exposure amount is relatively small, the reflection of light from the circuit pattern is reduced, and the light is easily removed by development. The material of the photomask may be anything as long as it is normally used, such as glass or a transparent film.

ソルダーレジスト層の開口部は狭ければ狭いほど多くの回路パターンを形成することができ、配線基板の高機能化を図ることができる。しかし、ソルダーレジスト層の開口部に対応した遮光部のみを有する従来のフォトマスクを用いた露光では、得られた開口部端の底部に通常10〜20μm幅で残渣が残ってしまう。   The narrower the opening of the solder resist layer, the more circuit patterns can be formed and the higher functionality of the wiring board can be achieved. However, in exposure using a conventional photomask having only a light-shielding portion corresponding to the opening of the solder resist layer, a residue usually remains with a width of 10 to 20 μm at the bottom of the end of the obtained opening.

開口部の直径が200μm以上であればあまり問題にならないが開口部が小さくなるにつれて配線基板の信頼性に大きく影響するようになる。特に開口部の直径が150μm以下になると有効な開口径が直径110〜130μm程度、面積では半分程度と大きく低下し、十分な接続信頼性が得られなくなる。本発明のフォトマスクは遮光部の周囲に半透過部を有するため、微細なパターンを精度良く形成することができ、遮光部の直径を150μm以下とすれば、直径150μm以下の開口部を有し底部に残渣の少ない開口部を有する配線基板を得ることができる。   If the diameter of the opening is 200 μm or more, this is not a problem, but the reliability of the wiring board is greatly affected as the opening is reduced. In particular, when the diameter of the opening is 150 μm or less, the effective opening diameter is greatly reduced to about 110 to 130 μm in diameter and about half the area, and sufficient connection reliability cannot be obtained. Since the photomask of the present invention has a semi-transmissive portion around the light shielding portion, a fine pattern can be formed with high accuracy. If the diameter of the light shielding portion is 150 μm or less, the photomask has an opening having a diameter of 150 μm or less. A wiring board having an opening with little residue at the bottom can be obtained.

図2に示す半透過部20は開口部端底部の残渣を少なくするためのものであり、遮光部19の直径に対して1〜30%同心円状に拡大したものが好ましい。半透過部の径がこの範囲未満の場合、開口部端底部の残渣除去の効果が確認されない。また、半透過部の直径がこの範囲を上回った場合、ソルダーレジスト層の信頼性が低下する。   The semi-transmission part 20 shown in FIG. 2 is for reducing the residue at the bottom of the opening part, and is preferably one concentrically enlarged by 1 to 30% with respect to the diameter of the light shielding part 19. When the diameter of the semi-transmissive portion is less than this range, the effect of removing the residue at the bottom of the opening is not confirmed. Moreover, when the diameter of a semi-transmissive part exceeds this range, the reliability of a soldering resist layer falls.

図2の遮光部19は、遮光材料で形成してあればよく、特に限定はされない。一般的には、ゼラチンにハロゲン化銀の微粒子を分散させたエマルジョンなどで形成した写真乳剤を用いたものと、クロム系金属薄膜、シリコン、酸化鉄などの遮光材料薄膜を用いたものとに分類される。露光処理において使用する遮光すべき光、例えば紫外線を遮断するものであれば、何であっても差し支えない。   The light shielding part 19 in FIG. 2 is not particularly limited as long as it is made of a light shielding material. Generally, it is classified into those using photographic emulsions formed with emulsions in which silver halide fine particles are dispersed in gelatin, and those using light-shielding material thin films such as chromium metal thin films, silicon and iron oxide. Is done. Any light can be used as long as it shields light to be shielded used in the exposure process, for example, ultraviolet rays.

図2に示す半透過部20は、ソルダーレジストの解像度以下の微細な遮光膜のパターンを配置するか、または所定の透過量に対応した均一膜によって形成する。図3に半透過部21に微細な遮光膜22のパターンを配置した場合の模式図を示した。遮光膜22を除いた部分は透過部23である。図3では遮光膜のパターンは円状となっているが、この限りではない。半透過部の透過光量および半透過部の大きさは、開口形状、寸法等に影響を与えるため最適化が必要である。半透過部における平均透過光量は透過部の5〜90%とするが、より好ましくは20〜70%の透過量である。微細な遮光膜のパターンとしては、パターンが円形である場合直径50μm以上の遮光部ができないことがのぞましい。パターンが円形である場合、半透過部に直径50μm以上の遮光部が存在すると半透過部に対応する位置のソルダーレジストに遮光される部分ができて、十分に硬化されない部分が形成されてしまう。円形のパターンである場合、直径25μm以下のパターンであることが好ましい。   The semi-transmissive portion 20 shown in FIG. 2 is formed by arranging a fine light-shielding film pattern having a resolution equal to or lower than the resolution of the solder resist or a uniform film corresponding to a predetermined transmission amount. FIG. 3 shows a schematic diagram when a fine pattern of the light shielding film 22 is arranged in the semi-transmissive portion 21. A portion excluding the light shielding film 22 is a transmission portion 23. In FIG. 3, the pattern of the light shielding film is circular, but the present invention is not limited to this. The amount of light transmitted through the semi-transmissive portion and the size of the semi-transmissive portion need to be optimized because they affect the opening shape, dimensions, and the like. The average amount of transmitted light in the semi-transmissive portion is 5 to 90% of the transmissive portion, and more preferably 20 to 70%. As a pattern of a fine light shielding film, it is preferable that a light shielding portion having a diameter of 50 μm or more cannot be formed when the pattern is circular. When the pattern is circular, if there is a light-shielding part having a diameter of 50 μm or more in the semi-transmissive part, a part that is shielded by the solder resist at a position corresponding to the semi-transmissive part is formed, and a part that is not sufficiently cured is formed. In the case of a circular pattern, a pattern having a diameter of 25 μm or less is preferable.

次に本発明の配線基板の製造方法について図面を用いて詳細に説明する。図4は、本発明のフォトマスクを用いた露光工程でのソルダーレジスト層の硬化工程を示した模式側断面図である。   Next, the manufacturing method of the wiring board of this invention is demonstrated in detail using drawing. FIG. 4 is a schematic cross-sectional side view illustrating a solder resist layer curing step in an exposure step using the photomask of the present invention.

絶縁樹脂上に回路パターン25が形成された基材24に、感光性のソルダーレジスト樹脂の溶液を、スクリーンを使用して基材の片面にベタ印刷後、該基板をセミキュアしソルダーレジスト層26を形成する(図4(a)、(b)参照)。次に、ソルダーレジスト層を形成しない箇所に遮光部を設けたフォトマスクを介して露光光27による露光を行う。このとき、遮光部29の近傍に半透過部30を有するフォトマスク28を使用する。なお、遮光部29、半透過部30以外は透過部31である。不用部分を現像後、熱および必要があれば紫外線により硬化させ、端子ホール32を有するソルダーレジスト層33が形成される。(図4(c)、(d)参照)   The substrate 24 on which the circuit pattern 25 is formed on the insulating resin is coated with a photosensitive solder resist resin solution on a single side of the substrate using a screen, and then the substrate is semi-cured to form a solder resist layer 26. It forms (refer FIG. 4 (a), (b)). Next, exposure with the exposure light 27 is performed through a photomask provided with a light-shielding portion at a location where the solder resist layer is not formed. At this time, a photomask 28 having a semi-transmissive portion 30 in the vicinity of the light shielding portion 29 is used. A portion other than the light shielding portion 29 and the semi-transmissive portion 30 is a transmissive portion 31. After the development of the unused portion, the solder resist layer 33 having the terminal holes 32 is formed by curing with heat and, if necessary, ultraviolet rays. (See FIGS. 4C and 4D)

露光を行うことにより、ソルダーレジスト層の光が照射された部分が硬化する。このとき、図1(a)に示したように、主に透過部からの光による硬化部15、主に半透過部からの光による硬化部14、未硬化部13が生じる。現像によって除去されるのは未硬化部13である。未硬化部は相対的に露光量の少ない主に半透過部からの光により硬化した部分に囲まれているため、回路パターンからの反射光が少なく現像によって除去されやすくなっている。一方、遮光部のみを有するマスクを用いた場合、未硬化部の端は回路パターンからの反射光によって硬化し現像によって除去されにくくなっている。   By performing the exposure, the portion of the solder resist layer irradiated with light is cured. At this time, as shown in FIG. 1A, a cured portion 15 mainly caused by light from the transmissive portion, a cured portion 14 mainly caused by light from the semi-transmissive portion, and an uncured portion 13 are generated. The uncured portion 13 is removed by development. Since the uncured portion is surrounded by a portion having a relatively small exposure amount and mainly cured by the light from the semi-transmissive portion, there is little reflected light from the circuit pattern and is easily removed by development. On the other hand, when a mask having only a light shielding portion is used, the end of the uncured portion is hardened by the reflected light from the circuit pattern and is not easily removed by development.

さらに、露光工程においてソルダーレジストの適正露光量となる光を照射しているため、ソルダーレジスト層の信頼性も確保される。   Furthermore, since the light which becomes the suitable exposure amount of a soldering resist is irradiated in the exposure process, the reliability of a soldering resist layer is also ensured.

また、これら配線基板の製造をリール・ツー・リール工法によって行うことによって、基板を枚葉で一枚ずつ行う場合と比較して大幅に時間を短縮することができる。   Further, by manufacturing these wiring boards by the reel-to-reel method, the time can be significantly reduced as compared with the case where the boards are manufactured one by one in a single sheet.

図4を参照して説明する。なお、本実施例はすべてリール・ツー・リール工法にて行った。フォトソルダーレジストPSR−4000(太陽インキ(株)製、商品名)を、スクリーンを用いて前記方法で作成した配線基板にベタ印刷後、80℃において30分間セミキュアを行った。   This will be described with reference to FIG. All of the examples were performed by a reel-to-reel method. A photo solder resist PSR-4000 (manufactured by Taiyo Ink Co., Ltd., trade name) was solid-printed on the wiring board prepared by the above method using a screen, and then semi-cured at 80 ° C. for 30 minutes.

本発明の遮光部29および半透過部30を有するフォトマスク28を用いて露光処理を行う。半透過部の透過光量は60%とする。照射した露光量は600mJ/cmである。この基板を現像し、ポストキュア、ポスト露光を行いフォトソルダーレジスト層を形成した。 An exposure process is performed using the photomask 28 having the light-shielding portion 29 and the semi-transmissive portion 30 of the present invention. The amount of light transmitted through the semi-transmissive portion is 60%. The irradiated exposure dose is 600 mJ / cm 2 . The substrate was developed and post-cure and post-exposure were performed to form a photo solder resist layer.

実施例の基板の評価において、フォトマスクの遮光部が円形であり直径が150μm、遮光部の周囲に設けられた半透過部が円形であり直径が170μmのとき、開口部分においてフォトソルダーレジスト層上部の直径は149μm、フォトソルダーレジスト層下部の直径は135μmであった。   In the evaluation of the substrate of the example, when the light shielding portion of the photomask is circular and the diameter is 150 μm, and the semi-transmissive portion provided around the light shielding portion is circular and the diameter is 170 μm, the upper part of the photo solder resist layer in the opening portion Was 149 μm in diameter, and the diameter of the lower part of the photo solder resist layer was 135 μm.

(比較例1)
図5を参照して説明する。露光工程において、半透過部を持たないフォトマスク4を使用した以外は、実施例と同様にしてフォトソルダーレジスト層を形成した。比較例の基板の評価において、フォトマスクの遮光部分が円形であり直径が150μmのとき、開口部分においてフォトソルダーレジスト層上部の直径は123μm、フォトソルダーレジスト層下部の直径は99μmであった。
(Comparative Example 1)
This will be described with reference to FIG. In the exposure step, a photo solder resist layer was formed in the same manner as in the example except that the photomask 4 having no transflective portion was used. In the evaluation of the substrate of the comparative example, when the light shielding portion of the photomask was circular and the diameter was 150 μm, the diameter of the upper portion of the photo solder resist layer in the opening portion was 123 μm, and the diameter of the lower portion of the photo solder resist layer was 99 μm.

(比較例2)
実施例1ではリール・ツー・リール工法で露光処理を行ったのに対し、比較例2では枚葉で一枚ずつ行った。その他の基板作成条件は同じである。100回露光処理を行うのに要した時間はリール・ツー・リール工法で連続で行った場合30分、枚葉で一枚ずつ行った場合は120分であった。
(Comparative Example 2)
In Example 1, the exposure process was performed by the reel-to-reel method, whereas in Comparative Example 2, it was performed one sheet at a time. Other substrate creation conditions are the same. The time required for performing the exposure processing 100 times was 30 minutes when continuously performed by the reel-to-reel method, and 120 minutes when performed one sheet at a time.

本発明のソルダーレジスト層形成工程を説明する側断面図である。It is a sectional side view explaining the soldering resist layer formation process of this invention. 本発明のフォトマスクの模式図である。It is a schematic diagram of the photomask of the present invention. 本発明のフォトマスクにおける半透過部の拡大図である。It is an enlarged view of the semi-transmissive part in the photomask of this invention. 本発明のフォトマスクを用いた露光工程でのソルダーレジスト層の硬化工程を示した模式側断面図である。It is the model side sectional view which showed the hardening process of the soldering resist layer in the exposure process using the photomask of this invention. 従来のフォトマスクを用いた露光工程でのソルダーレジスト層の硬化工程を示した模式側断面図である。It is the model side sectional view which showed the hardening process of the soldering resist layer in the exposure process using the conventional photomask.

符号の説明Explanation of symbols

1 基材
2 回路パターン
3 ソルダーレジスト層
4 フォトマスク
5 露光光
6 透過部
7 遮光部
8 端子ホール
10 基材
11 回路パターン
12 ソルダーレジスト層
13 未硬化部
14 主に半透過部の光による硬化部
15 主に透過部からの光による硬化部
16 ソルダーレジスト層
17 端子ホール
18 フォトマスク
19 遮光部
20 半透過部
21 半透過部
22 遮光膜
23 透過部
24 基材
25 回路パターン
26 ソルダーレジスト層
27 露光光
28 フォトマスク
29 遮光部
30 半透過部
31 透過部
32 端子ホール
33 ソルダーレジスト層
DESCRIPTION OF SYMBOLS 1 Base material 2 Circuit pattern 3 Solder resist layer 4 Photomask 5 Exposure light 6 Transmission part 7 Light-shielding part 8 Terminal hole 10 Base material 11 Circuit pattern 12 Solder resist layer 13 Unhardened part 14 The hardening part mainly by the light of a semi-transmission part DESCRIPTION OF SYMBOLS 15 Curing part mainly by the light from a transmission part 16 Solder resist layer 17 Terminal hole 18 Photomask 19 Light-shielding part 20 Semi-transmission part 21 Semi-transmission part 22 Light-shielding film 23 Transmission part 24 Base material 25 Circuit pattern 26 Solder resist layer 27 Exposure Light 28 Photomask 29 Light-shielding part 30 Semi-transmission part 31 Transmission part 32 Terminal hole 33 Solder resist layer

Claims (7)

少なくとも片側の最表層にソルダーレジスト層を有し配線層と絶縁層を交互に積層し各配線を導通させ回路を形成した配線基板において、該ソルダーレジスト層に複数の開口部を形成する露光処理時に用いるフォトマスクであって、遮光部の外側に半透過部を設けたフォトマスク。   At the time of the exposure process for forming a plurality of openings in the solder resist layer in a wiring board having a solder resist layer on at least one outermost layer and alternately laminating wiring layers and insulating layers to form a circuit by electrically connecting each wiring. A photomask to be used, wherein a transflective portion is provided outside the light shielding portion. 前記遮光部のうち少なくとも1つが直径150μm以下のパターンを含むことを特徴とする請求項1記載のフォトマスク。   2. The photomask according to claim 1, wherein at least one of the light shielding parts includes a pattern having a diameter of 150 [mu] m or less. 前記半透過部が前記遮光部の直径に対して1〜30%拡大した直径を有する請求項1または2記載のフォトマスク。   3. The photomask according to claim 1, wherein the semi-transmissive portion has a diameter expanded by 1 to 30% with respect to a diameter of the light shielding portion. 前記半透過部の透過光量が透過部の5〜90%である特徴を有する請求項1乃至3のいずれかに記載のフォトマスク。   The photomask according to any one of claims 1 to 3, wherein the translucent light quantity of the semi-transmissive part is 5 to 90% of the transmissive part. 少なくとも片側の最表層にソルダーレジスト層を有し配線層と絶縁層を交互に積層し各配線を導通させ回路を形成した配線基板の製造方法において、該ソルダーレジスト層に複数の開口部を形成する露光処理時に用いるフォトマスクとして請求項1乃至4のいずれかに記載のフォトマスクを用いることを特徴とする露光処理を行う配線基板の製造方法。   In a method for manufacturing a wiring board in which a solder resist layer is provided on at least one outermost layer and a wiring layer and an insulating layer are alternately laminated and each wiring is conducted to form a circuit, a plurality of openings are formed in the solder resist layer. 5. A method of manufacturing a wiring board for performing an exposure process, wherein the photomask according to claim 1 is used as a photomask used during the exposure process. 前記露光処理がリール・ツー・リール工法により行われることを特徴とする請求項5記載の配線基板の製造方法。   6. The method of manufacturing a wiring board according to claim 5, wherein the exposure processing is performed by a reel-to-reel method. 請求項1乃至4のいずれかに記載のフォトマスクを用いて該ソルダーレジスト層に複数の開口部を形成した配線基板。   A wiring board in which a plurality of openings are formed in the solder resist layer using the photomask according to claim 1.
JP2005012484A 2005-01-20 2005-01-20 Photomask and method of manufacturing wiring board using the same Expired - Fee Related JP4892835B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005012484A JP4892835B2 (en) 2005-01-20 2005-01-20 Photomask and method of manufacturing wiring board using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005012484A JP4892835B2 (en) 2005-01-20 2005-01-20 Photomask and method of manufacturing wiring board using the same

Publications (2)

Publication Number Publication Date
JP2006201434A true JP2006201434A (en) 2006-08-03
JP4892835B2 JP4892835B2 (en) 2012-03-07

Family

ID=36959489

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005012484A Expired - Fee Related JP4892835B2 (en) 2005-01-20 2005-01-20 Photomask and method of manufacturing wiring board using the same

Country Status (1)

Country Link
JP (1) JP4892835B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007102337A1 (en) * 2006-03-06 2007-09-13 Matsushita Electric Industrial Co., Ltd. Photomask, method for manufacturing such photomask, pattern forming method using such photomask and mask data creating method
JP2012074660A (en) * 2010-09-30 2012-04-12 Toppan Printing Co Ltd Semiconductor package substrate, and method of manufacturing the same
CN105208790A (en) * 2015-09-28 2015-12-30 江门崇达电路技术有限公司 Method for manufacturing solder mask layer on PCB

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0529754A (en) * 1991-07-25 1993-02-05 Nec Corp Solder resist mask formation method of printed wiring board
JPH05267802A (en) * 1992-03-17 1993-10-15 Matsushita Electric Ind Co Ltd Printed circuit board for surface mounting
JPH09297391A (en) * 1996-05-02 1997-11-18 Hitachi Ltd Exposure method, photomask and exposure system
JPH09325468A (en) * 1996-06-06 1997-12-16 Sony Corp Half-tone phase shift mask and its manufacture
JPH10308576A (en) * 1997-01-10 1998-11-17 Ibiden Co Ltd Printed wiring board and its manufacture
JPH1124231A (en) * 1997-07-01 1999-01-29 Sony Corp Halftone phase shift mask and its manufacture
JP2001196744A (en) * 2000-01-07 2001-07-19 Ibiden Co Ltd Method for manufacturing multilayer printed wiring substrate
JP2002072446A (en) * 2000-08-31 2002-03-12 Mitsui Mining & Smelting Co Ltd Photomask

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0529754A (en) * 1991-07-25 1993-02-05 Nec Corp Solder resist mask formation method of printed wiring board
JPH05267802A (en) * 1992-03-17 1993-10-15 Matsushita Electric Ind Co Ltd Printed circuit board for surface mounting
JPH09297391A (en) * 1996-05-02 1997-11-18 Hitachi Ltd Exposure method, photomask and exposure system
JPH09325468A (en) * 1996-06-06 1997-12-16 Sony Corp Half-tone phase shift mask and its manufacture
JPH10308576A (en) * 1997-01-10 1998-11-17 Ibiden Co Ltd Printed wiring board and its manufacture
JPH1124231A (en) * 1997-07-01 1999-01-29 Sony Corp Halftone phase shift mask and its manufacture
JP2001196744A (en) * 2000-01-07 2001-07-19 Ibiden Co Ltd Method for manufacturing multilayer printed wiring substrate
JP2002072446A (en) * 2000-08-31 2002-03-12 Mitsui Mining & Smelting Co Ltd Photomask

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007102337A1 (en) * 2006-03-06 2007-09-13 Matsushita Electric Industrial Co., Ltd. Photomask, method for manufacturing such photomask, pattern forming method using such photomask and mask data creating method
US7897298B2 (en) 2006-03-06 2011-03-01 Panasonic Corporation Photomask, photomask fabrication method, pattern formation method using the photomask and mask data creation method
JP2012074660A (en) * 2010-09-30 2012-04-12 Toppan Printing Co Ltd Semiconductor package substrate, and method of manufacturing the same
CN105208790A (en) * 2015-09-28 2015-12-30 江门崇达电路技术有限公司 Method for manufacturing solder mask layer on PCB

Also Published As

Publication number Publication date
JP4892835B2 (en) 2012-03-07

Similar Documents

Publication Publication Date Title
WO2015110003A1 (en) Manufacturing method for ladder solder mask package product
JP2002221801A5 (en)
US5464662A (en) Fabrication method of printed wiring board
JP2005142254A (en) Wiring board and manufacturing method therefor
JP4892835B2 (en) Photomask and method of manufacturing wiring board using the same
JP2008205331A (en) Method for manufacturing multilayered wiring board and multilayered wiring board
JP3031042B2 (en) Printed wiring board for surface mounting
JPH0537140A (en) Manufacture of printed wiring board
JPH07263837A (en) Manufacture of double-sided wiring board
JP3624423B2 (en) Printed wiring board and manufacturing method thereof
JP4486872B2 (en) Method for manufacturing printed wiring board
JP4461847B2 (en) Mask film for exposure and method for producing printed wiring board using the same
JPH07142841A (en) Manufacture of printed wiring board
CN113613385B (en) Multilayer circuit board and preparation method thereof
JP3185345B2 (en) Printed circuit board manufacturing method
JPH0582962A (en) Manufacture of printed wiring board
JPH03256393A (en) Manufacture of printed wiring board
JP2000200960A (en) Solder resist and forming method thereof
JPH05190413A (en) Formation method of photosensitive resin film and thin-film multilayer wiring board
JPH0278295A (en) Manufacture of printed wiring board
JP2016157840A (en) Method for manufacturing printed-wiring board
JP2000181074A (en) Method for exposing photosensitive layer
JPH0637428A (en) Manufacture of printed wiring board
JPH0329390A (en) Manufacture of printed wiring board
JP2006179530A (en) Process for producing printed wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100302

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100423

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101130

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111122

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111205

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150106

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees