Nothing Special   »   [go: up one dir, main page]

CN103915414A - 倒装芯片晶片级封装及其方法 - Google Patents

倒装芯片晶片级封装及其方法 Download PDF

Info

Publication number
CN103915414A
CN103915414A CN201310749734.5A CN201310749734A CN103915414A CN 103915414 A CN103915414 A CN 103915414A CN 201310749734 A CN201310749734 A CN 201310749734A CN 103915414 A CN103915414 A CN 103915414A
Authority
CN
China
Prior art keywords
tube core
flip
electronic packaging
group
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310749734.5A
Other languages
English (en)
Other versions
CN103915414B (zh
Inventor
T.迈尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Intel Deutschland GmbH
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of CN103915414A publication Critical patent/CN103915414A/zh
Application granted granted Critical
Publication of CN103915414B publication Critical patent/CN103915414B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/81005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/82909—Post-treatment of the connector or the bonding area
    • H01L2224/82951—Forming additional members
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/83005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862—Heat curing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92225—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06524—Electrical connections formed on device or on substrate, e.g. a deposited or grown layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06558—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having passive surfaces facing each other, i.e. in a back-to-back arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)

Abstract

本公开涉及倒装芯片晶片级封装及其方法，其中一种电子封装包括：倒装芯片部件，具有耦合到倒装芯片基底的第一管芯；第二管芯，堆叠在第一管芯上；密封化合物，形成在第一管芯和第二管芯周围；一组贯穿密封剂通孔TEV，提供贯穿密封化合物至倒装芯片基底的从电子封装的第一侧到电子封装的第二侧的一组电连接；和再分布层，在电子封装的第一侧上把第二管芯上的一组接触电连接到所述一组TEV。

Description

倒装芯片晶片级封装及其方法
技术领域
本公开涉及制造电子设备的装置和方法，更具体地，涉及电子封装及其制造方法。
背景技术
在制造集成电路(IC)时，称为芯片或管芯的IC通常在分布以及与其它电子组件集成之前被封装。这种封装通常包括把芯片密封在材料中并且在封装的外侧上提供电接触以提供到芯片的接口。除其他事项外，芯片封装还可提供防止污染物的保护，提供机械支撑，分散热量，并且减小热机械应力。
因为IC加工和IC封装之间的关系，IC封装也必须通常随着半导体工业的快速进步而发展。特别地，对封装IC和其它电子设备以使其更小、更快并且更加可靠的期望一直没有间断过。
发明内容
在本公开的第一方面，一种电子封装包括：倒装芯片部件，具有耦合到倒装芯片基底的第一管芯；第二管芯，堆叠在第一管芯上；密封化合物，形成在第一管芯和第二管芯周围；一组贯穿密封剂通孔（TEV)，提供贯穿密封化合物至倒装芯片基底的从电子封装的第一侧到电子封装的第二侧的一组电连接；和再分布层，在电子封装的第一侧上把第二管芯上的一组接触电连接到所述一组TEV。
在本公开的另一方面，提供一种用于制造电子封装的方法。所述方法包括：提供具有耦合到倒装芯片基底的第一管芯的倒装芯片部件；把第一管芯粘合到第二管芯；在第一管芯和第二管芯周围形成密封化合物；钻出从电子封装的第一侧到位于电子封装的第二侧的倒装芯片基底的一组贯穿密封剂通孔（TEV)；采用导电材料填充所述一组TEV；以及施加再分布层，所述再分布层在电子封装的第一侧上把第二管芯上的一组接触电连接到所述一组TEV。
在本公开的又一方面，一种存储器装置包括：倒装芯片部件，具有耦合到倒装芯片基底的第一管芯；第二管芯，堆叠在第一管芯上；密封化合物，形成在第一管芯和第二管芯周围；一组贯穿密封剂通孔(TEV)，提供贯穿密封化合物至倒装芯片基底的从电子封装的第一侧到电子封装的第二侧的一组电连接；和再分布层，在电子封装的第一侧上把第二管芯上的一组接触电连接到所述一组TEV。第一管芯和/或第二管芯包括存储器功能。
在本公开的再又一方面，一种电子封装包括第一电子封装和第二电子封装。第二电子封装包括：倒装芯片部件，具有耦合到倒装芯片基底的第一管芯；第二管芯，堆叠在第一管芯上；密封化合物，形成在第一管芯和第二管芯周围；一组贯穿密封剂通孔(TEV)，提供贯穿密封化合物至倒装芯片基底的从电子封装的第一侧到电子封装的第二侧的一组电连接；和再分布层，在电子封装的第一侧上把第二管芯上的一组接触电连接到所述一组TEV。第一电子封装与第二电子封装堆叠在一起以形成层叠封装(PoP)电子封装。
附图说明
为了进一步阐明本发明的以上和其它优点和特征，本发明更具体的描述将会通过参照在附图中示出的本发明的特定实施例提供。应该理解的是，这些附图仅描述本发明的典型实施例，并且因此不被视为限制其范围。本发明将通过使用附图采用另外的特征和细节进行描述和解释，其中：
图1是倒装芯片引线接合封装。
图2是倒装芯片晶片级封装。
图3图示用于制造图2中示出的倒装芯片晶片级封装的方法。
图4-13描述用于制造图2中示出的倒装芯片晶片级封装的工艺流程。
图14-23描述用于制造图2中示出的倒装芯片晶片级封装的替代的工艺流程。
图24是具有三芯片配置的倒装芯片晶片级封装。
具体实施方式
现在将参照附图，其中相同结构将会具有相同标号。应该理解，附图是本发明的示例性实施例的概略性和示意性表示，而非限制本发明，附图未必按照比例绘制。
芯片(替代地，在这里称为管芯)通常在分布以及与其它电子组件集成之前被封装。这种封装通常包括把芯片密封在材料中并且在封装的外侧上提供电接触以提供到芯片的接口。除其他事项外，芯片封装还可提供防止污染物的保护，提供机械支撑，分散热量，并且减小热机械应力。
在单一芯片封装内堆叠多个芯片是越来越普遍的封装要求，以便减小例如总体组件尺寸、功能电路速度和总体成本。
图1是倒装芯片引线接合封装10。倒装芯片引线接合封装10包括两个芯片1、3，布置芯片1、3以使得芯片1堆叠在芯片3上面。芯片3借助于凸点底部填充层9耦合到分层基底11。分层基底11又耦合到焊球13。以这种方式，芯片3以物理方式以及以电方式间接耦合到一些焊球13，从而一个子集的焊球13形成用于芯片3的电接口。同样地，芯片1借助于接合引线5电耦合到分层基底11。以这种方式，芯片1间接地电耦合到一些焊球13，从而一个子集的焊球13形成用于芯片1的电气接口。密封化合物7在芯片1、3、接合引线5和凸点底部填充层9周围模制成型。密封化合物7通常形成在分层基底11上面。以这种方式，倒装芯片引线接合封装10形成具有借助于焊球13提供的接口的整体封装。
尽管倒装芯片引线接合封装10和其它引线接合封装提供用于封装生产的方法，但是工业中正在发生的进步已朝着更低的封装轮廓和增加的电性能推进。
贯穿硅通孔(TSV)提供用于堆叠目的的贯穿半导体晶片的连接。TSV可提供更好的电性能和更低的轮廓。然而，成本和可靠的供应链管理通常可能会限制工业内的广泛的TSV使用。
图2是倒装芯片晶片级封装10’。 倒装芯片晶片级封装10’包括倒装芯片部件18，倒装芯片部件18包括耦合到倒装芯片基底11’的管芯3’。如图所示，管芯3’借助于凸点底部填充层9’耦合到倒装芯片基底11’。
管芯1’布置在管芯3’上面，并且密封化合物7’形成在管芯1’和管芯3’周围。在形成密封化合物7’之前，可通过在管芯1’和管芯3’之间施加粘合剂15(诸如，管芯附着膜(DAF))把管芯1’粘合到管芯3’。例如，粘合剂15可通过把粘合剂层叠、打印或分配到管芯之一上并且随后在固化之前把其余管芯放置在粘合剂上的方式被施加。
一组贯穿密封剂通孔(TEV)19提供贯穿倒装芯片晶片级封装10’的密封化合物7’的电气连接。另外，再分布层17把TEV 19电连接到管芯1’。倒装芯片晶片级封装10’还包括粘合到倒装芯片基底11’的焊球13’，并且可包括覆盖再分布层17和TEV 19以保护否则会露出的部件16’的保护层16。倒装芯片晶片级封装10’可还包括第二管芯和再分布层之间的介电层。
可根据标准半导体制造工艺加工管芯1’和管芯3’。也就是说，通常在晶锭生长之后，它被切成晶片。晶片的区域可经受沉积、去除、图案化和掺杂工艺。一旦晶片已被处理，晶片通常被安装并且切成个体管芯。特别地，管芯3’被进一步处理并且被提供作为倒装芯片部件18的一部分。也就是说，使用倒装芯片技术处理管芯3’，以使得管芯3’耦合到倒装芯片基底11’，由此形成倒装芯片部件18。
密封化合物7’通常由塑料材料组成，但如果需要，可使用其它材料，诸如，陶瓷和金属和硅或玻璃。特别地，热固性模塑化合物是基于环氧树脂的一种类型的塑料材料。这些类型的化合物已在历史上被用在电子封装应用中。热塑性塑料(诸如，高纯度含氟聚合物)是可被用作密封化合物7’的另一类型的塑料材料。
通过钻出贯穿密封化合物7’的孔并且随后采用导电材料填充钻出的孔，形成TEV 19。例如，可采用机械钻头、激光或者通过化学蚀刻执行钻出TEV孔。
管芯1’上的接触可按照各种方式布置。然而，如图2中所述，布置管芯1’，以使其接触布置为与管芯3’上的接触相对。以这种方式，再分布层17能够被直接施加在管芯1’上方并且由此连接到管芯1’上的接触。优选地使用薄膜技术施加再分布层17。除其他技术之外，薄膜淀积可以例如经由溅射、电镀或化学气相沉积(CVD) 被实现。
根据倒装芯片晶片级封装10’建立的电子封装还可包括一个或多个下面的特征或者与一个或多个下面的特征组合。管芯1’和/或管芯3’可包括存储器功能。例如，倒装芯片晶片级封装10’可实现动态随机存取存储器(DRAM)。电子封装可包括第一电子封装和第二电子封装，根据倒装芯片晶片级封装10’建立所述第一电子封装和第二电子封装中的至少一个；第一电子封装可与第二电子封装堆叠在一起以形成层叠封装(PoP)电子封装。以这种方式，如图1中所绘制的管芯1’和管芯3’由第一电子封装和第二电子封装替换，而倒装芯片晶片级封装10’的其余结构保持相对不变。
倒装芯片晶片级封装10’可包括堆叠在倒装芯片部件18的管芯3’上的另外的管芯。也就是说，除了管芯1’和管芯3’之外，倒装芯片晶片级封装10’可包括更多的管芯，从而倒装芯片晶片级封装10’中的管芯的总数是三个或更多。
可构造倒装芯片晶片级封装10’，以使得第二管芯上的一组接触和电子封装的第一侧的表面之间的距离小于大约20μm。这种配置减小封装尺寸并且可减小总体电子组件尺寸。
以下具体参照图3-23讨论关于晶片级封装10’的制造的进一步细节。图3图示用于制造图2中示出的倒装芯片晶片级封装的方法，而图4-13描述用于制造图2中示出的倒装芯片晶片级封装10’的工艺流程，并且图14-23描述用于制造图2中示出的倒装芯片晶片级封装10’的替代的工艺流程。
参照图3，提供用于制造电子封装的方法30。在图4中，提供具有可剥离的带子（tape）35的模具载体33。例如，粘性箔可被用作可剥离的带子35并且例如通过层叠而被施加到模具载体33的上面。
在图5中，管芯1’借助于可剥离的带子35粘合到模具载体33。优选地，管芯1’被正面向下放置在可剥离的带子35上。也就是说，布置管芯1’，以使得其上面的电接触朝向模具载体33。可根据标准半导体制造工艺加工管芯1’和管芯3’。也就是说，通常在晶锭生长之后，它被切成晶片。晶片的区域可经受沉积、去除、图案化和掺杂工艺。一旦晶片已被处理，晶片通常被安装并且切成个体管芯。特别地，管芯3’被进一步处理并且被提供作为倒装芯片部件18的一部分。也就是说，使用倒装芯片技术处理管芯3’，以使得管芯3’耦合到倒装芯片基底11’，由此形成倒装芯片部件18。
在图6中，粘合剂15随后被施加于管芯1’的一侧。优选地，粘合剂15被施加于管芯1’的与管芯1’粘合到模具载体33’的一侧相反的一侧，或者更简单地，粘合剂15优选地被施加于管芯1’的背面。通过在管芯1’和管芯3’之间施加粘合剂15(诸如，管芯附着膜(DAF))，管芯1’可粘合到管芯3。例如，粘合剂15可通过层叠、打印或分配粘合剂的方式被施加。
方法30随后包括：如图7中所示，提供21具有耦合到倒装芯片基底11’的管芯3’的倒装芯片部件18，并且把管芯3’粘合23到管芯1’。由于如以上参照图6所讨论，管芯1’的背面已经具有施加于其上的粘合剂15，所以管芯3’可借助于先前提供的粘合剂15粘合到管芯1’。以这种方式，倒装芯片部件18通过管芯1’和管芯3’的粘合而粘合到模具载体33。如果需要，则粘合剂15可通过增加能量固化。例如，可增加化学品、热或紫外(UV)光以使粘合剂15固化。
方法30还包括：如图8中所示，在管芯1’和管芯3’周围形成25密封化合物37。密封化合物7’通常由塑料材料组成，但如果期望，可使用其它材料，诸如陶瓷和金属。特别地，热固性模塑化合物是基于环氧树脂的一种类型的塑料材料。这些类型的化合物已在历史上被用在电子封装应用中。热塑性塑料(诸如，高纯度含氟聚合物)是可被用作密封化合物7’的另一类型的塑料材料。需要注意的是，可使倒装芯片基底11’的露出侧保留不被密封化合物7’覆盖。为了不采用密封化合物7’覆盖倒装芯片基底11’，可使用压缩模塑工具中的顶箔，或者可采用注入模塑技术。另一可能性将会是在模塑之后把附着的模具化合物向下研磨至基底接触。
在图9中，在已形成密封化合物37之后，剥离模具载体33。作为剥离模具载体33的一部分，也可去除粘合剂35，并且可施加并且构造介电层39。例如，通过旋涂和光刻法或者通过层叠和激光构造，可执行介电层39的施加。也可在稍后施加介电层39，或者能够与TEV钻孔同时构造介电层39。
方法30还包括：如图10中所示，钻出27从电子封装的第一侧到位于电子封装的第二侧的倒装芯片基底11’的一组贯穿密封剂通孔(TEV)19。通过如图10中所示钻出贯穿密封化合物7’(并且可能贯穿介电材料，如果以前未构造的话)的孔并且随后如图11中所示采用导电材料填充钻出的孔，形成TEV 19。例如，可采用机械钻头、激光或者通过化学蚀刻执行钻出TEV孔。在执行钻孔时，倒装芯片基底11’上的通孔止动器可被用于提供钻孔的停止点。
方法30随后包括：如图11中所示，采用导电材料填充29 TEV 19，并且施加31再分布层17，由此在电子封装10’的第一侧上把管芯1’上的一组接触电连接到TEV 19。采用导电材料填充29 TEV 19并且施加31再分布层17可在不同部分中执行，或者可在单一步骤中同时发生。再分布层17电连接TEV 19与焊球位置，并且也可在给定平面中提供片上连接和多个芯片之间的连接。
在图12中，可在再分布层17上面施加焊接止动器或背面保护(BSP)，诸如保护层16，由此例如对电子封装10’给予一致的黑色背面，保护再分布层17，并且保护TEV 19。可使用旋涂、层叠、喷涂或打印工艺施加这个焊接止动器或BSP。
最后，在图13中，焊球13’被施加或粘合到倒装芯片基底11’，并且如果各封装还未分开，则各封装可在此时分开。焊球13’可以是例如传统的焊球、半球、聚合物核心球或焊盘栅阵列(LGA)，并且可例如经由焊接到倒装芯片基底11’而粘合到倒装芯片基底11’。
除了产生更小、更高效的封装之外，倒装芯片晶片级封装10’允许在加工过程之间单独测试并且预烧（burning-in）倒装芯片部件18。也就是说，在继续制造倒装芯片晶片级封装10’之前，可单独加工、测试并且预烧倒装芯片部件18。
参照图14-23，示出替代的工艺流程。在图14中，提供具有可剥离的带子35的模具载体33。也就是说，可剥离的带子35被施加于模具载体33。例如，粘性箔可被用作可剥离的带子35并且层叠到模具载体33。
在图15中，倒装芯片部件18经由先前施加的可剥离的带子35粘合到模具载体33。更具体地，倒装芯片基底11’经由可剥离的带子35粘合到模具载体33。
类似于此前描述的工艺流程，在图16中，管芯1’随后借助于粘合剂15附着于管芯3’。粘合剂15被施加于管芯3’的一侧，或者替代地被施加于管芯1’的一侧。优选地，粘合剂15被施加于管芯3’的与管芯3’粘合到倒装芯片基底11’的一侧相反的一侧，或者更简单地，粘合剂15优选地被施加于管芯3’的背面。通过在管芯1’和管芯3’之间施加粘合剂15(诸如，管芯附着膜(DAF))，管芯1’可粘合到管芯3’。例如，粘合剂15可通过层叠、打印或分配粘合剂的方式被施加。管芯1’和管芯3’随后借助于先前施加的粘合剂15粘合在一起。以这种方式，管芯1’通过管芯1’和管芯3’的粘合而粘合到模具载体33。如果需要，则粘合剂15可通过附加能量而被固化。例如，可附加化学品、热或紫外(UV)光以使粘合剂15固化。优选地，如图中所示布置管芯1’和管芯3’，以使各接触彼此相对。
如图17中所示，在管芯1’和管芯3’上以及在管芯1’和管芯3’周围形成密封化合物7’，并且去除模具载体33以及可去除的粘合剂35。密封化合物7’通常由塑料材料组成，但如果需要，可使用其它材料，诸如陶瓷和金属。特别地，热固性模塑化合物是基于环氧树脂的一种类型的塑料材料。这些类型的化合物已在历史上被用在电子封装应用中。热塑性塑料(诸如，高纯度含氟聚合物)是可被用作密封化合物7’的另一类型的塑料材料。
在图18中，通过例如研磨密封化合物37直至管芯1’的接头露出并且密封化合物7’与管芯1’的表面形成基本上较平坦的表面，管芯1’的接触或施加的接头可随后露出。替代地，通过激光钻穿密封化合物7’，接触或施加的接头可露出。作为另一选择，可使管芯1’的具有接触的一侧保留相对地不被密封化合物7’覆盖。为了不采用密封化合物7’覆盖倒装芯片基底11’，可使用压缩模塑工具中的顶箔，或者可采用注入模塑技术。
在图19中，施加并且至少部分地构造介电层39。例如，通过旋涂或者通过层叠和激光构造，可执行介电层39的施加。也可在稍后施加介电层39，或者能够与TEV钻孔同时构造介电层39。
在图20中，钻出TEV 19，并且在图21中，采用导电材料填充TEV 19。TEV 19从电子封装的第一侧前进到位于电子封装的第二侧的倒装芯片基底11’。通过钻出贯穿密封化合物7’(并且可能贯穿介电层39)的孔并且随后采用导电材料填充钻出的孔，形成TEV 19。例如，可采用机械钻头、激光器或者通过化学蚀刻执行钻出TEV孔。在执行钻孔时，倒装芯片基底11’上的通孔止动器可被用于提供用于打钻的停止点。
在图21中，施加再分布层17以便把TEV 19电连接到管芯1’。采用导电材料填充29 TEV 19并且施加31再分布层17可在不同部分中执行，或者可在单一步骤中同时发生。再分布层17电连接TEV 19与焊球位置，并且也可在给定平面中提供片上连接和多个芯片之间的连接。
在图22中，可在再分布层17上面施加焊接止动器或背面保护(BSP)，诸如保护层16，由此例如对电子封装10’给予一致的黑色背面，保护再分布层17，并且保护TEV 19。可使用旋涂、层叠或打印过程施加这个焊接止动器或BSP。
最后，在图23中，焊球13’被施加或粘合到倒装芯片基底11’，并且如果各封装还未分开，则各封装可在此时分开。如以上所讨论，焊球13’可以是例如传统的焊球、半球或焊盘栅阵列(LGA)，并且可例如经焊接到倒装芯片基底11’而粘合到倒装芯片基底11’。
可根据以上描述配置另外的管芯。例如，如图24中所示，可构造倒装芯片晶片级封装240，以使得管芯41和43与管芯3’堆叠在一起。以这种方式，多个管芯可被引入到这种电子封装中。特别地，并非经由粘合剂15把单一管芯粘合到管芯3’，而是可把多个管芯粘合到管芯3’。
在不背离本发明的精神或本质特性的情况下，本发明可实现为其它特定形式。所描述的实施例应在所有方面被视为仅是说明性的，而非限制性的。本发明的范围因此由所附权利要求指示，而非由前面的描述指示。落在权利要求的等同物的含义和范围内的所有变化将被包括在其范围内。 

Claims (21)

1.一种电子封装，包括：
倒装芯片部件，具有耦合到倒装芯片基底的第一管芯；
第二管芯，堆叠在第一管芯上；
密封化合物，形成在第一管芯和第二管芯周围；
一组贯穿密封剂通孔TEV，提供贯穿密封化合物至倒装芯片基底的从电子封装的第一侧到电子封装的第二侧的一组电连接；和
再分布层，在电子封装的第一侧上把第二管芯上的一组接触电连接到所述一组TEV。
2.根据权利要求1所述的电子封装，还包括：一组另外的管芯，堆叠在倒装芯片部件的第一管芯上。
3.根据权利要求1所述的电子封装，其中所述第一管芯的一组接触布置为与第二管芯的一组接触相对。
4.根据权利要求1所述的电子封装，其中所述再分布层是薄膜层。
5.根据权利要求1所述的电子封装，还包括：保护层，覆盖再分布层和TEV。
6.根据权利要求1所述的电子封装，还包括：焊球，粘合到倒装芯片基底。
7.根据权利要求1所述的电子封装，其中所述第二管芯上的一组接触和电子封装的第一侧的表面之间的距离小于大约20μm。
8.根据权利要求1所述的电子封装，还包括：介电层，位于第二管芯和再分布层之间。
9.一种用于制造电子封装的方法，所述方法包括：
提供具有耦合到倒装芯片基底的第一管芯的倒装芯片部件；
把第一管芯粘合到第二管芯；
在第一管芯和第二管芯周围形成密封化合物；
钻出从电子封装的第一侧到位于电子封装的第二侧的倒装芯片基底的一组贯穿密封剂通孔TEV；
采用导电材料填充所述一组TEV；以及
施加再分布层，所述再分布层在电子封装的第一侧上把第二管芯上的一组接触电连接到所述一组TEV。
10.根据权利要求9所述的方法，还包括：施加覆盖再分布层和TEV的保护层。
11.根据权利要求9所述的方法，还包括：把焊球粘合到倒装芯片基底。
12.根据权利要求9所述的方法，还包括：单独测试并且预烧倒装芯片部件。
13.根据权利要求9所述的方法，还包括：
采用可剥离的粘合剂把第二管芯粘合到模具载体；以及
从第二管芯去除模具载体。
14.根据权利要求9所述的方法，还包括：
采用可剥离的粘合剂把倒装芯片部件粘合到模具载体；以及
从倒装芯片部件去除模具载体。
15.根据权利要求14所述的方法，还包括：把一组接头耦合到第二管芯上的一组接触上。
16.根据权利要求13所述的方法，其中所述接头包括铜。
17.根据权利要求14所述的方法，还包括：
在第二管芯上方形成密封化合物；以及
使接头露出。
18.根据权利要求17所述的方法，其中使接头露出包括：研磨密封化合物直至接头露出，其中所述密封化合物形成基本上较平坦的表面。
19.根据权利要求17所述的方法，其中使接头露出包括：对密封化合物进行激光钻孔。
20.一种存储器装置，包括：
倒装芯片部件，具有耦合到倒装芯片基底的第一管芯；
第二管芯，堆叠在第一管芯上；
密封化合物，形成在第一管芯和第二管芯周围；
一组贯穿密封剂通孔TEV，提供贯穿密封化合物至倒装芯片基底的从电子封装的第一侧到电子封装的第二侧的一组电连接；和
再分布层，在电子封装的第一侧上把第二管芯上的一组接触电连接到所述一组TEV，
其中由第一管芯和第二管芯构成的组中的至少一个包括存储器功能。
21.一种电子封装，包括：
第一电子封装；和
第二电子封装，包括：
       倒装芯片部件，具有耦合到倒装芯片基底的第一管芯；
       第二管芯，堆叠在第一管芯上；
       密封化合物，形成在第一管芯和第二管芯周围；
       一组贯穿密封剂通孔TEV，提供贯穿密封化合物至倒装芯片基底的从电子封装的第一侧到电子封装的第二侧的一组电连接；和
       再分布层，在电子封装的第一侧上把第二管芯上的一组接触电连接到所述一组TEV，
其中所述第一电子封装与第二电子封装堆叠在一起以形成层叠封装PoP电子封装。
CN201310749734.5A 2012-12-31 2013-12-31 倒装芯片晶片级封装及其方法 Active CN103915414B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/731123 2012-12-31
US13/731,123 US8729714B1 (en) 2012-12-31 2012-12-31 Flip-chip wafer level package and methods thereof

Publications (2)

Publication Number Publication Date
CN103915414A true CN103915414A (zh) 2014-07-09
CN103915414B CN103915414B (zh) 2017-10-24

Family

ID=50692228

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310749734.5A Active CN103915414B (zh) 2012-12-31 2013-12-31 倒装芯片晶片级封装及其方法

Country Status (4)

Country Link
US (2) US8729714B1 (zh)
CN (1) CN103915414B (zh)
DE (1) DE102013113469B4 (zh)
TW (2) TWI517342B (zh)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104538375A (zh) * 2014-12-30 2015-04-22 华天科技（西安）有限公司 一种扇出PoP封装结构及其制造方法
CN107046025A (zh) * 2016-02-05 2017-08-15 矽品精密工业股份有限公司 电子封装件及其制法
CN107871732A (zh) * 2016-09-23 2018-04-03 深圳市中兴微电子技术有限公司 封装结构
CN109643699A (zh) * 2016-10-01 2019-04-16 英特尔公司 电子器件封装
CN113571494A (zh) * 2020-04-28 2021-10-29 群创光电股份有限公司 电子装置及其制作方法

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
KR101128063B1 (ko) 2011-05-03 2012-04-23 테세라, 인코포레이티드 캡슐화 층의 표면에 와이어 본드를 구비하는 패키지 적층형 어셈블리
US8836136B2 (en) 2011-10-17 2014-09-16 Invensas Corporation Package-on-package assembly with wire bond vias
US8946757B2 (en) 2012-02-17 2015-02-03 Invensas Corporation Heat spreading substrate with embedded interconnects
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US9167710B2 (en) 2013-08-07 2015-10-20 Invensas Corporation Embedded packaging with preformed vias
US20150076714A1 (en) 2013-09-16 2015-03-19 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US9583456B2 (en) 2013-11-22 2017-02-28 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9379074B2 (en) 2013-11-22 2016-06-28 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9263394B2 (en) * 2013-11-22 2016-02-16 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US9502364B2 (en) * 2014-08-28 2016-11-22 Taiwan Semiconductor Manufacturing Company Limited Semiconductor package and method of forming the same
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9583472B2 (en) 2015-03-03 2017-02-28 Apple Inc. Fan out system in package and method for forming the same
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9502372B1 (en) 2015-04-30 2016-11-22 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9679873B2 (en) 2015-06-18 2017-06-13 Qualcomm Incorporated Low profile integrated circuit (IC) package comprising a plurality of dies
US9373605B1 (en) 2015-07-16 2016-06-21 Taiwan Semiconductor Manufacturing Company, Ltd. DIE packages and methods of manufacture thereof
US10636773B2 (en) * 2015-09-23 2020-04-28 Mediatek Inc. Semiconductor package structure and method for forming the same
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US9490222B1 (en) 2015-10-12 2016-11-08 Invensas Corporation Wire bond wires for interference shielding
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US10043779B2 (en) 2015-11-17 2018-08-07 Invensas Corporation Packaged microelectronic device for a package-on-package device
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
KR20170085833A (ko) * 2016-01-15 2017-07-25 삼성전기주식회사 전자 부품 패키지 및 그 제조방법
TWI585910B (zh) * 2016-02-05 2017-06-01 力成科技股份有限公司 扇出型背對背晶片堆疊封裝構造及其製造方法
DE102016105407A1 (de) * 2016-03-23 2017-09-28 Osram Opto Semiconductors Gmbh Verfahren zur Herstellung einer elektronischen Vorrichtung und elektronische Vorrichtung
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US9960328B2 (en) 2016-09-06 2018-05-01 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
US10134716B2 (en) * 2017-03-16 2018-11-20 Intel Corporatin Multi-package integrated circuit assembly with through-mold via
US11735570B2 (en) * 2018-04-04 2023-08-22 Intel Corporation Fan out packaging pop mechanical attach method
US10622321B2 (en) * 2018-05-30 2020-04-14 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structures and methods of forming the same
TWI726500B (zh) * 2019-11-25 2021-05-01 東捷科技股份有限公司 封裝結構的製造方法
KR20220158123A (ko) 2021-05-20 2022-11-30 삼성전자주식회사 반도체 패키지 및 반도체 패키지의 제조방법
DE102022102494A1 (de) * 2022-02-02 2023-08-03 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Optoelektronisches bauelementepackage und verfahren
CN114420676B (zh) * 2022-03-31 2022-06-14 长电集成电路(绍兴)有限公司 一种降低翘曲的芯片级封装结构及其制备方法
US20240186301A1 (en) * 2022-12-06 2024-06-06 Nxp Usa, Inc. Double-sided multichip packages

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090014859A1 (en) * 2007-07-12 2009-01-15 Micron Technology, Inc. Interconnects for packaged semiconductor devices and methods for manufacturing such devices
US20110068427A1 (en) * 2009-09-18 2011-03-24 Amkor Techonology Korea, Inc. Stackable wafer level package and fabricating method thereof
CN102197479A (zh) * 2008-10-30 2011-09-21 Nxp股份有限公司 具有金属膏的基板贯通过孔和重分布层
CN102194705A (zh) * 2010-03-18 2011-09-21 马维尔国际贸易有限公司 具有保护性中介层的嵌入式裸片
US20120032340A1 (en) * 2010-08-06 2012-02-09 Stats Chippac, Ltd. Semiconductor Die and Method of Forming FO-WLCSP Vertical Interconnect Using TSV and TMV
CN102549739A (zh) * 2009-10-13 2012-07-04 阿尔特拉公司 具有非均匀介电层厚度的ic封装
CN102751254A (zh) * 2012-07-18 2012-10-24 日月光半导体制造股份有限公司 半导体封装件、应用其的堆迭封装件及其制造方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6356958B1 (en) * 1999-02-08 2002-03-12 Mou-Shiung Lin Integrated circuit module has common function known good integrated circuit die with multiple selectable functions
US8115301B2 (en) * 2006-11-17 2012-02-14 Stats Chippac, Inc. Methods for manufacturing thermally enhanced flip-chip ball grid arrays
JP5097792B2 (ja) * 2009-08-17 2012-12-12 サムソン エレクトロ−メカニックス カンパニーリミテッド． 円筒型キャパシタを備えたウェーハレベルパッケージ及びその製造方法
CN102548725A (zh) * 2009-09-24 2012-07-04 旭硝子株式会社 脱模膜及发光二极管的制造方法
US8883559B2 (en) * 2009-09-25 2014-11-11 Stats Chippac, Ltd. Semiconductor device and method of forming adhesive material to secure semiconductor die to carrier in WLCSP
US8350381B2 (en) * 2010-04-01 2013-01-08 Infineon Technologies Ag Device and method for manufacturing a device
US8866302B2 (en) 2011-01-25 2014-10-21 Infineon Technologies Ag Device including two semiconductor chips and manufacturing thereof
US9385009B2 (en) * 2011-09-23 2016-07-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming stacked vias within interconnect structure for Fo-WLCSP
US8723309B2 (en) * 2012-06-14 2014-05-13 Stats Chippac Ltd. Integrated circuit packaging system with through silicon via and method of manufacture thereof
US20140057394A1 (en) * 2012-08-24 2014-02-27 Stmicroelectronics Pte Ltd. Method for making a double-sided fanout semiconductor package with embedded surface mount devices, and product made

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090014859A1 (en) * 2007-07-12 2009-01-15 Micron Technology, Inc. Interconnects for packaged semiconductor devices and methods for manufacturing such devices
CN102197479A (zh) * 2008-10-30 2011-09-21 Nxp股份有限公司 具有金属膏的基板贯通过孔和重分布层
US20110068427A1 (en) * 2009-09-18 2011-03-24 Amkor Techonology Korea, Inc. Stackable wafer level package and fabricating method thereof
CN102549739A (zh) * 2009-10-13 2012-07-04 阿尔特拉公司 具有非均匀介电层厚度的ic封装
CN102194705A (zh) * 2010-03-18 2011-09-21 马维尔国际贸易有限公司 具有保护性中介层的嵌入式裸片
US20120032340A1 (en) * 2010-08-06 2012-02-09 Stats Chippac, Ltd. Semiconductor Die and Method of Forming FO-WLCSP Vertical Interconnect Using TSV and TMV
CN102751254A (zh) * 2012-07-18 2012-10-24 日月光半导体制造股份有限公司 半导体封装件、应用其的堆迭封装件及其制造方法

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104538375A (zh) * 2014-12-30 2015-04-22 华天科技（西安）有限公司 一种扇出PoP封装结构及其制造方法
CN107046025A (zh) * 2016-02-05 2017-08-15 矽品精密工业股份有限公司 电子封装件及其制法
CN107871732A (zh) * 2016-09-23 2018-04-03 深圳市中兴微电子技术有限公司 封装结构
CN109643699A (zh) * 2016-10-01 2019-04-16 英特尔公司 电子器件封装
CN113571494A (zh) * 2020-04-28 2021-10-29 群创光电股份有限公司 电子装置及其制作方法

Also Published As

Publication number Publication date
US8729714B1 (en) 2014-05-20
DE102013113469A1 (de) 2014-07-03
CN103915414B (zh) 2017-10-24
TW201605009A (zh) 2016-02-01
TW201444048A (zh) 2014-11-16
TWI517342B (zh) 2016-01-11
US20140206142A1 (en) 2014-07-24
DE102013113469B4 (de) 2023-04-27
TWI587472B (zh) 2017-06-11

Similar Documents

Publication Publication Date Title
CN103915414A (zh) 倒装芯片晶片级封装及其方法
US20230107519A1 (en) Fan-Out Wafer Level Package Structure
US10340259B2 (en) Method for fabricating a semiconductor package
US11676906B2 (en) Chip package and manufacturing method thereof
US7993941B2 (en) Semiconductor package and method of forming Z-direction conductive posts embedded in structurally protective encapsulant
CN104377171B (zh) 具有中介层的封装件及其形成方法
US10269619B2 (en) Wafer level chip scale packaging intermediate structure apparatus and method
CN108074872A (zh) 封装件结构及其形成方法
US20150187742A1 (en) Semiconductor package, fabrication method therefor, and package-on package
CN108074828A (zh) 封装结构及其形成方法
CN104051395A (zh) 芯片堆叠封装及其方法
US9117828B2 (en) Method of handling a thin wafer
CN106057760A (zh) 半导体器件及其形成方法
US20120181562A1 (en) Package having a light-emitting element and method of fabricating the same
CN104538318A (zh) 一种扇出型圆片级芯片封装方法
KR101151258B1 (ko) 기준점 인식용 다이를 이용한 반도체 패키지 및 그 제조 방법
CN108074904B (zh) 电子封装件及其制法
CN106560917A (zh) 半导体封装结构
TW201803054A (zh) 整合扇出型封裝及其製造方法
CN109698137B (zh) 芯片封装方法及芯片封装结构
US11195812B2 (en) Method for fabricating an encapsulated electronic package using a supporting plate
US9287205B2 (en) Fan-out high-density packaging methods and structures
CN106469706B (zh) 电子封装件及其制法
US20220361326A1 (en) Semiconductor package device and method of manufacturing the same
CN210516718U (zh) 一种封装结构

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: Neubiberg, Germany

Applicant after: Intel Mobile Communications GmbH

Address before: Neubiberg, Germany

Applicant before: Intel Mobile Communications GmbH

COR Change of bibliographic data
GR01 Patent grant
GR01 Patent grant