Nothing Special   »   [go: up one dir, main page]

CN102683279A - 半导体器件和形成牺牲保护层以在单体化期间保护半导体管芯边缘的方法 - Google Patents

半导体器件和形成牺牲保护层以在单体化期间保护半导体管芯边缘的方法 Download PDF

Info

Publication number
CN102683279A
CN102683279A CN2011100584659A CN201110058465A CN102683279A CN 102683279 A CN102683279 A CN 102683279A CN 2011100584659 A CN2011100584659 A CN 2011100584659A CN 201110058465 A CN201110058465 A CN 201110058465A CN 102683279 A CN102683279 A CN 102683279A
Authority
CN
China
Prior art keywords
protective layer
semiconductor element
semiconductor
insulating barrier
sealant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2011100584659A
Other languages
English (en)
Other versions
CN102683279B (zh
Inventor
林耀剑
陈康
方建敏
冯霞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Stats Chippac Pte Ltd
Original Assignee
Stats Chippac Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Stats Chippac Pte Ltd filed Critical Stats Chippac Pte Ltd
Publication of CN102683279A publication Critical patent/CN102683279A/zh
Application granted granted Critical
Publication of CN102683279B publication Critical patent/CN102683279B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01049—Indium [In]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01073—Tantalum [Ta]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

半导体器件和形成牺牲保护层以在单体化期间保护半导体管芯边缘的方法。半导体晶片包含被划片街区分开的多个半导体管芯。绝缘层形成在半导体晶片上。保护层形成在包括沿划片街区的半导体管芯的边缘的绝缘层上。保护层覆盖半导体晶片的整个表面。可替换地，在划片街区上的保护层中形成开口。绝缘层具有非平面表面且保护层具有平面表面。通过保护层和划片街区将半导体晶片单体化以分离半导体管芯同时保护半导体管芯的边缘。以保护层为首，将半导体管芯安装到载体。密封剂沉积在半导体管芯和晶片上。载体和保护层被除去。装配互连结构形成在半导体管芯和密封剂上。

Description

半导体器件和形成牺牲保护层以在单体化期间保护半导体管芯边缘的方法
要求国内优先权
本非临时申请要求2010年3月12日提交的序号为No. 61/313,208的美国临时申请的优先权的权益，并且根据35 U.S.C. § 120要求在先原申请的优先权。
技术领域
本发明总体上涉及半导体器件，更具体地，涉及半导体器件和形成临时平面化保护层以在单体化期间保护半导体管芯边缘的方法。
背景技术
在现代电子产品中通常会发现有半导体器件。半导体器件在电部件的数量和密度上有变化。分立的半导体器件一般包括一种电部件，例如发光二极管（LED）、小信号晶体管、电阻器、电容器、电感器、以及功率金属氧化物半导体场效应晶体管（MOSFET）。集成半导体器件通常包括数百到数百万的电部件。集成半导体器件的实例包括微控制器、微处理器、电荷耦合器件（CCD）、太阳能电池、以及数字微镜器件（DMD）。
半导体器件执行多种功能，例如信号处理、高速计算、发射和接收电磁信号、控制电子器件、将日光转换成电、以及为电视显示器生成可视投影。在娱乐、通信、功率转换、网络、计算机、以及消费品领域中有半导体器件的存在。在军事应用、航空、汽车、工业控制器、以及办公设备中也有半导体器件的存在。
半导体器件利用半导体材料的电特性。半导体材料的原子结构允许通过施加电场或基极电流（base current）或者通过掺杂工艺来操纵（manipulated）它的导电性。掺杂把杂质引入半导体材料中以操纵和控制半导体器件的导电性。
半导体器件包括有源和无源电结构。有源结构（包括双极和场效应晶体管）控制电流的流动。通过改变掺杂水平并且施加电场或基极电流，晶体管促进或限制电流的流动。无源结构（包括电阻器、电容器、和电感器）产生执行多种电功能所必需的电压和电流之间的关系。无源和有源结构被电连接以形成电路，所述电路能够使半导体器件执行高速计算和其它有用的功能。
通常利用两个复杂的制造工艺来制造半导体器件，即前端制造和后端制造，每个可能包括数百个步骤。前端制造包括在半导体晶片的表面上形成多个管芯。每个管芯通常相同并且包括通过电连接有源和无源部件形成的电路。后端制造包括从已完成的晶片单体化（singulating）单个管芯并且封装管芯以提供结构支撑和环境隔离。
半导体制造的一个目标是制造更小的半导体器件。更小的半导体器件通常消耗更少功率、具有更高的性能、并且能够被更有效地制造。另外，更小的半导体器件具有更小的占用空间（footprint），其对于更小的最终产品而言是期望的。通过改善导致产生具有更小、更高密度的有源和无源部件的管芯的前端工艺可以实现更小的管芯尺寸。通过改善电互连和封装材料，后端工艺可以产生具有更小占用空间的半导体器件封装。
半导体晶片包含多个被划片街区分开的半导体管芯或部件。利用锯条或激光切割工具通过划片街区将半导体晶片单体化成单个半导体管芯。一旦被单体化，半导体管芯可以被安装到临时载体以便形成用于扇出型晶片级芯片规模封装（FO-WLCSP）的装配互连结构（build-up interconnect structure）。在单体化过程期间，半导体管芯沿着管芯边缘遭受破片和裂开或遭受其它损伤，更具体地说是通过旋压锯条的冲击而遭受的。在单体化期间沿着划片街区可能出现金属毛刺（metal burring），其在形成装配互连结构时可能引起电短路。在半导体管芯具有不平坦的或高表面形貌（topography）的情况下，管芯和载体之间的粘附性可以变得微弱，在互连装配过程期间导致产生缺陷。
发明内容
存在在单体化期间保护半导体管芯并且在装配互连过程期间在管芯和载体之间提供平面表面的需要。因此，在一个实施例中，本发明是一种制造半导体器件的方法，该方法包括以下步骤：提供包含被划片街区分开的多个半导体管芯的半导体晶片，在半导体晶片上形成第一绝缘层，沿划片街区在包括半导体管芯的边缘的第一绝缘层上形成保护层，通过保护层和划片街区单体化半导体晶片以分离半导体管芯同时保护半导体管芯的边缘，以保护层为首，将半导体管芯安装到载体，在半导体管芯和载体上沉积密封剂，除去载体和保护层，以及在半导体管芯和密封剂上形成装配互连结构。
在另一个实施例中，本发明是一种制造半导体器件的方法，该方法包括以下步骤：提供包含多个半导体管芯的半导体晶片，在半导体晶片上形成第一绝缘层，在第一绝缘层上形成保护层，通过保护层单体化半导体晶片以分离半导体管芯同时保护半导体管芯的边缘，将半导体管芯安装到载体，在半导体管芯和载体上沉积密封剂，除去载体和保护层，以及在半导体管芯和密封剂上形成装配互连结构。
在另一个实施例中，本发明是一种制造半导体器件的方法，该方法包括以下步骤：提供半导体管芯，在半导体管芯上形成第一绝缘层，在第一绝缘层上形成保护层，以保护层为为首，将半导体管芯安装到载体，在半导体管芯和载体上沉积密封剂，除去载体和保护层，以及在半导体管芯和密封剂上形成装配互连结构。
在另一个实施例中，本发明是一种半导体器件，该半导体器件包括：半导体管芯和形成在半导体管芯上的第一绝缘层。保护层形成在第一绝缘层上。密封剂沉积在半导体管芯上。装配互连结构形成在半导体管芯和密封剂上。
附图说明
图1示出具有安装到其表面的不同类型封装的PCB；
图2a-2c示出安装到所述PCB的半导体封装的更多细节；
图3a-3i示出在不平坦的绝缘层上形成保护层以平面化半导体管芯并在单体化期间保护管芯边缘的过程；
图4a-4j示出利用包括具有牺牲保护层以平面化不平坦表面的半导体管芯的WLCSP的过程；
图5示出具有形成在RDL和凸块上的密封剂中的浅空腔的WLCSP；
图6示出具有形成在RDL和凸块上的密封剂中的浅圆形空腔和在半导体管芯周围的密封剂修整（trim）的WLCSP；
图7示出具有形成在RDL和凸块上和半导体管芯周围的密封剂中的浅空腔的WLCSP；
图8示出具有形成在密封剂中的浅空腔和在空腔下面的厚RDL的WLCSP。
具体实施方式
参考附图在下列描述中的一个或多个实施例中描述本发明，在附图中相似的数字表示相同或类似的元件。虽然根据用来实现本发明的目的的最佳方式描述本发明，但是本领域技术人员将理解的是，它旨在覆盖可以被包含在由被下列公开和各图所支持的所附权利要求及其等效物限定的本发明的精神和范围内的替代物、变型、和等效物。
一般利用两个复杂的制造工艺制造半导体器件：前端制造和后端制造。前端制造包括在半导体晶片的表面上形成多个管芯。晶片上的每个管芯包括有源和无源电部件，所述有源和无源电部件被电连接以形成功能电路。有源电部件，例如晶体管和二极管，具有控制电流的流动的能力。无源电部件，例如电容器、电感器、电阻器、和变压器，产生执行电路功能所必需的电压和电流之间的关系。
通过包括掺杂、沉积、光刻、刻蚀、和平面化的一系列工艺步骤在半导体晶片的表面上形成无源和有源部件。掺杂通过例如离子注入或热扩散的技术将杂质引入到半导体材料中。所述掺杂工艺改变有源器件中的半导体材料的导电性，将半导体材料转变成绝缘体、导体，或响应于电场或基极电流动态改变半导体材料导电性。晶体管包括有变化的掺杂类型和程度的区域，所述区域根据需要被设置为使晶体管能够在施加电场或基极电流时促进或限制电流的流动。
通过具有不同电特性的材料的层形成有源和无源部件。所述层可以通过部分地由被沉积的材料的类型决定的多种沉积技术形成。例如，薄膜沉积可以包括化学汽相沉积（CVD）、物理汽相沉积（PVD）、电解电镀、以及无电极电镀（electroless plating）工艺。每个层通常被图案化以形成有源部件、无源部件、或部件之间的电连接的各部分。
可以利用光刻图案化所述层，所述光刻包括在将被图案化的层上沉积光敏材料，例如光致抗蚀剂。利用光将图案从光掩模转移到光致抗蚀剂。在一个实施例中，利用溶剂将经受光的光致抗蚀剂图案部分除去，暴露将被图案化的下层的各部分。在另一个实施例中，利用溶剂将未经受光的光致抗蚀剂图案部分（负性光致抗蚀剂）除去，暴露将被图案化的下层的各部分。光致抗蚀剂的剩余物被除去，留下被图案化的层。可替换地，利用例如无电极电镀或电解电镀的技术通过直接将材料沉积到通过先前的沉积/刻蚀工艺形成的区域或空隙中来图案化一些类型的材料。
在现有图案上沉积材料的薄膜可能会放大下面的图案并且引起不均匀的平面。需要均匀的平面来制造更小和更密集包装的有源和无源部件。可以利用平面化从晶片的表面除去材料和制造均匀平面。平面化包括利用抛光垫抛光晶片的表面。在抛光期间，磨料和腐蚀性化学品被添加到晶片的表面。组合的磨料机械作用和化学品腐蚀作用除去了任何不规则的表面形貌（topography），产生均匀的平面。
后端制造指的是将已完成的晶片切割或单体化成单个管芯，并且然后封装管芯用于结构支撑和环境隔离。为单体化管芯，沿被叫做划片街区（saw street）或划线的晶片非功能区域刻划和断开所述晶片。利用激光切割工具或锯条来单体化晶片。在单体化之后，单个管芯被安装到封装衬底，所述封装衬底包括用来与其它系统部件互连的引脚或接触焊盘。形成在半导体管芯上的接触焊盘然后被连接到封装内的接触焊盘。可以利用焊料凸块、柱形凸块（stud bump）、导电胶、或线结合（wirebond）来制作电连接。密封剂或其它成型材料被沉积到封装上以提供物理支撑和电隔离。已完成的封装然后被插入电系统中并且半导体器件的功能可以用到其它系统部件。
图1示出具有芯片载体衬底或印刷电路板（PCB）52的电子器件50，所述芯片载体衬底或印刷电路板（PCB）52具有多个安装在它的表面上的半导体封装。电子器件50可以具有一种半导体封装、或多种半导体封装，这取决于应用。为了说明的目的，在图1中示出不同类型的半导体封装。
电子器件50可以是利用半导体封装来执行一个或多个电功能的独立系统。可替换地，电子器件50可以是更大系统的子部件。例如，电子器件50可以是蜂窝电话、个人数字助理（PDA）、数码摄像机（DVC）或其它电子通信设备的一部分。可替换地，电子器件50可以是能被插入计算机中的图形卡、网络接口卡、或其它信号处理卡。半导体封装可以包括微处理器、存储器、专用集成电路（ASIC）、逻辑电路、模拟电路、RF电路、分立器件、或其它半导体管芯或电部件。对于这些将被市场接受的产品来说，小型化和重量减小是必要的。半导体器件之间的距离必须减小以获得更高的密度。
在图1中，PCB 52提供普通的衬底用于安装在PCB上的半导体封装的结构支撑和电互连。利用蒸发、电解电镀、无电极电镀、丝网印刷、或其它合适的金属沉积工艺将导电信号迹线（trace）54形成在PCB 52的表面上或各层内。信号迹线54提供半导体封装、安装的部件、以及其它外部系统部件中的每一个之间的电通信。迹线54也将电源和地连接提供给半导体封装中的每一个。
在一些实施例中，半导体器件可以具有两个封装级。第一级封装是用来将半导体管芯以机械和电的方式附着到中间载体的技术。第二级封装包括将所述中间载体以机械和电的方式附着到PCB。在其它实施例中，半导体器件可以仅具有第一级封装，其中管芯被以机械和电的方式直接安装到PCB。
为了说明的目的，几种第一级封装，包括结合线封装56和倒装芯片58，被示出在PCB 52上。另外，几种第二级封装，包括球栅阵列（BGA）60、凸块芯片载体（BCC）62、双列直插式封装（DIP）64、岸面栅格阵列（land grid array，LGA）66、多芯片模块（MCM）68、四侧无引脚扁平封装（quad flat non-leaded package，QFN）70、以及四侧扁平封装72被示出安装在PCB 52上。根据系统要求，利用第一和第二级封装形式的任何组合配置的半导体封装的任何组合、以及其它电子部件，可以被连接到PCB 52。在一些实施例中，电子器件50包括单个附着的半导体封装，虽然其它实施例要求多互连封装。通过在单个衬底上组合一个或多个半导体封装，制造商可以将预先制作的部件并入电子器件和系统中。因为所述半导体封装包括复杂功能，所以可以利用更便宜的部件和流水线制造工艺来制造电子器件。所得到的器件较少可能失效并且制造起来花费较少，对用户而言导致更低的成本。
图2a-2c示出示范性半导体封装。图2a示出安装在PCB 52上的DIP 64的更多细节。半导体管芯74包括包含模拟或数字电路的有源区，所述模拟或数字电路被实现为根据管芯的电设计形成在管芯内并且被电互连的有源器件、无源器件、导电层、和介电层。例如，电路可以包括一个或多个晶体管、二极管、电感器、电容器、电阻器、以及形成在半导体管芯74的有源区内的其它电路元件。接触焊盘76是导电材料（例如铝（AL）、铜（Cu）、锡（Sn）、镍（Ni）、金（Au）、或银（Ag））的一个或多个层，并且电连接到形成在半导体管芯74内的电路元件。在DIP 64的组装期间，利用金硅共晶层或粘附材料（例如热的环氧或环氧树脂）将半导体管芯74安装到中间载体78。封装体包括绝缘封装材料，例如聚合物或陶瓷。导体引线80和结合线82在半导体管芯74和PCB 52之间提供电互连。密封剂84被沉积在封装上用于通过防止湿气与粒子进入所述封装以及污染管芯74或结合线82来进行环境保护。
图2b示出安装在PCB 52上的BCC 62的更多细节。半导体管芯88利用底层填充材料或环氧树脂粘附材料92被安装到载体90上。结合线94在接触焊盘96和98之间提供第一级封装互连。模塑料或密封剂100被沉积在半导体管芯88和结合线94上以为所述器件提供物理支撑和电隔离。接触焊盘102利用电解电镀或无电极电镀这样合适的金属沉积工艺形成在PCB 52的表面上以防止氧化。接触焊盘102电连接到PCB 52中的一个或多个导电信号迹线54。凸块104被形成在BCC 62的接触焊盘98与PCB 52的接触焊盘102之间。
在图2c中，利用倒装芯片型第一级封装将半导体管芯58面朝下地安装到中间载体106。半导体管芯58的有源区108包含模拟或数字电路，所述模拟或数字电路被实现为根据管芯的电设计形成的有源器件、无源器件、导电层、和介电层。例如，该电路可以包括一个或多个晶体管、二极管、电感器、电容器、电阻器、以及在有源区108内的其它电路元件。半导体管芯58通过凸块110被以机械和电的方式连接到载体106。
BGA 60 利用凸块112以机械和电的方式连接到具有BGA型第二级封装的PCB 52。半导体管芯58通过凸块110、信号线114、以及凸块112电连接到导电信号迹线54。模塑料或密封剂116被沉积在半导体管芯58和载体106上以为所述器件提供物理支撑和电隔离。倒装芯片半导体器件提供从半导体管芯58上的有源器件到PCB 52上的导电轨迹的短导电路径以便减小信号传播距离、降低电容、并且改善总的电路性能。在另一个实施例中，半导体管芯58可以在没有中间载体106的情况下利用倒装芯片型第一级封装被以机械和电的方式直接连接到PCB 52。
相对于图1和2a-2c，图3a-3i示出在不平坦的绝缘层上形成临时保护层以平面化半导体管芯并在单体化期间保护管芯边缘的过程。图3a示出具有基底衬底材料122的半导体晶片120，所述基底衬底材料例如是硅、锗、砷化镓、磷化铟或碳化硅，用于结构支撑。多个半导体管芯或部件124形成在晶片120上，如上所述那样被划片街区126分开。
图3b示出半导体晶片120的一部分的截面图。每个半导体管芯124具有后表面128和有源表面130，该有源表面130包含模拟或数字电路，所述模拟或数字电路被实现为根据管芯的电设计和功能形成在管芯内并且电互连的有源器件、无源器件、导电层、和介电层。例如，该电路可以包括一个或多个晶体管、二极管、和形成在有源表面130内的其它电路元件以实现模拟电路或数字电路，例如数字信号处理器（DSP）、ASIC、存储器、或其它信号处理电路。半导体管芯124也可以包括集成无源器件（IPD），例如电感器、电容器、和电阻器，用于RF信号处理。在一个实施例中，半导体管芯124可以是倒装芯片类型的半导体管芯。
利用PVD、CVD、电解电镀、无电极电镀工艺或其它适当的金属沉积工艺将导电层132形成在有源表面130上。导电层132可以是一层或多层的Al、Cu、Sn、Ni、Au、Ag或其它适当的导电材料。在一个实施例中，导电层132在有源表面130上延伸了0.6微米（μm）或更多。导电层132用作电连接到有源表面130上的电路的接触焊盘。
在图3c中，利用PVD、CVD、丝网印刷、旋涂、喷涂、烧结或热氧化在有源表面130和导电层132上共形地施加绝缘或钝化层134。绝缘层134包含一层或多层的二氧化硅（SiO2）、氮化硅（Si3N4）、氮氧化硅（SiON）、五氧化二钽（Ta2O5）、氧化铝（Al2O3）、聚酰亚胺、聚苯并恶唑（polybenzoxazole，PBO）、聚合物介电材料或具有类似绝缘和结构特性的其它材料。在一个实施例中，绝缘层134具有大于0.6 μm的厚度。绝缘层134被标注为具有在有源表面130上的第一部分134a和在导电层132上的第二部分134b。由于绝缘层134共形地施加在导电层132上，第二部分134b相对于有源表面130具有高表面形貌。因此，绝缘层134通常具有不平坦的表面形貌或非平面表面。绝缘层134b的一部分被除去以暴露导电层132，如图3d所示。绝缘层134b的一部分保留在导电层132上，引起绝缘层134的不平坦的表面形貌或非平面表面。
在图3e中，在晶片形式时使用丝网印刷、旋涂、喷涂和层压将毯式（blanket）临时保护平面化层136形成在绝缘层134和导电层132上。在沉积临时保护平面化层136之后，可以应用附加处理，例如UV曝光和加热工艺，以提供必要的粘附和机械特性。临时保护平面化层136包含一层或多层的光致抗蚀剂、液体涂覆材料、干膜、聚合物膜、聚合物复合材料、或具有顺应性、结构支撑、平面化能力、在110–160oC下达5到120分钟的热稳定性并且在密封过程之后容易脱模的特性的其它材料。保护平面化层136是用于平面化绝缘层134的不平坦的表面形貌的临时或牺牲层。临时保护平面化层136填充在绝缘层134的不平坦部分周围，以形成平面表面135。在一个实施例中，临时保护平面化层136厚度是5到25μm。
在一个实施例中，临时保护平面化层136覆盖半导体晶片或衬底120的整个表面（包括半导体管芯124和划片街区126）而没有图案化，如图3f所示。在图3g中，使用锯条或激光切割工具137通过绝缘层134、临时保护平面化层136和划片街区126将半导体晶片120单体化成单个半导体管芯124。
可替换地，临时保护平面化层136被图案化以具有形成在划片街区136上的沟槽或凹槽138，如图3h所示。沟槽138的宽度(WT)小于划片街区126的宽度(WS)，例如WT被制作成10μm，小于WS，且临时保护平面化层136在每一侧与划片街区126交叠至少5μm。锯条或激光切割工具137的宽度被示为尺寸WC。如果导电层139形成在划片街区126上，则WT被制作成10 μm，小于导电层139的最宽部分的宽度，且临时保护平面化层136在每一侧与导电层139交叠至少5 μm。
激光可用于通过利用2－7个轮回除去金属、绝缘材料和基底半导体材料而在划片街区126中形成沟槽或凹槽138。激光减少了绝缘材料的破裂，尤其是对于低介电常数（k）材料，所述破裂可能出现在利用锯条或切割工具137的机器切片期间。临时保护平面化层136在激光激发之前被沉积在划片街区126上。保护平面化层136提供对电介质厚度的方便控制以在可靠性测试过程中另外保护半导体管芯124。此外，临时保护平面化层136有助于防止在图4c的后期密封过程中的管芯移动和浮动管芯（flying die）问题。厚的临时保护平面化层136还有助于防止晶片表面在机器切片过程中遭受切片灰尘磨毁和损坏。
图3i示出具有凹口141的开口140的替换图案。在任何情况下，临时保护平面化层136都在单体化期间保护半导体管芯124的切口边缘免于破片和破裂，并且抑制沿划片街区126或管芯边缘的金属毛刺和分层。
相对于图1和2a-2c，图4a-4j示出形成包括具有牺牲保护层以平面化不平坦的表面的半导体管芯的WLCSP的过程。图4a示出包含临时或牺牲基底材料的衬底或载体142的一部分，所述基底材料例如是钢、铁合金、硅、聚合物、氧化铍、或其它适当的低成本、刚性材料，用于结构支撑。界面层或双面胶带144形成在载体142上，作为临时粘性结合膜或腐蚀停层。在一个实施例中，界面层144是可释放热或光的。
使用拾取和放置操作将图3a-3i的半导体管芯124安置在载体142上并安装到载体142。图4b示出安装到载体142的半导体管芯124，其中临时保护平面化层136的平面表面135取向朝向界面层144和载体142。临时保护平面化层136的平面表面135通过增加有效接触表面积并最小化形成在界面层144与半导体管芯124的表面之间的孔隙而增强了半导体管芯124与界面层144的粘附或结合强度。对于晶片级多管芯附着，载体142延伸到尺寸以外，图4b所示。多个半导体管芯124可以安装到载体142上。
在图4c中，在存在临时保护平面化层136的情况下，利用浆料印刷（paste printing）、压缩模塑、传递模塑、液体密封剂模塑、真空层压、旋涂、或其它合适的施加器（applicator）将密封剂或模塑料146沉积在半导体管芯124和界面层144上。密封剂146可以是聚合物复合材料，例如具有填充物的环氧树脂、具有填充物的环氧丙烯酸酯、或具有合适填充物的聚合物。密封剂146不导电并且在环境上保护半导体器件免受外部元件和污染物的影响。
在图4d中，通过化学腐蚀、机械剥离、CMP、机械研磨、热烘、激光扫描、或湿法脱模来除去载体142和界面层144以暴露临时保护平面化层136和密封剂146。
通过剥离除去临时保护平面化层136，如图4e所示。可替换地，可以利用去离子（DI）水喷射和漂洗或者通过溶剂或化学脱模来除去临时保护平面化层136。临时保护平面化层136为半导体管芯124提供多种有利特征，包括降低了晶片切片期间的管芯边缘破片和破裂，减少了密封期间的浮动管芯，降低了晶片切片期间的导电毛刺形成，容易控制电介质厚度，以及降低了晶片切片期间的有源表面130上的灰尘损伤。
在另一个实施例中，继续图4d，背面研磨胶带150被施加到密封剂146和临时保护平面化层136，如图4f所示。通过研磨器154除去密封剂146的表面152的一部分以平面化密封剂并暴露半导体管芯124的后表面128。然后在研磨操作之后利用背面研磨胶带150除去临时保护平面化层136，使绝缘层134和导电层132的后表面128暴露，如图4g所示。
在图4h中，利用PVD、CVD、丝网印刷、旋涂、喷涂、烧结或热氧化在密封剂152的与表面128和152相对的表面158上形成绝缘或钝化层156。绝缘层156包含一层或多层的聚酰亚胺、苯并环丁烯（benzocyclobutene，BCB）、PBO、低温（<280oC）固化聚合物电介质、或其它具有类似绝缘和结构特性的材料。除去绝缘层156的一部分以暴露导电层132。
在图4i中，使用图案化和金属沉积工艺，例如PVD、CVD、溅射、电解电镀和无电极电镀，在绝缘层156和导电层132上形成导电层或再分布层（RDL）160。导电层160可以是一层或多层的Al、Cu、Ti/Cu、TiW/Cu、Sn、Ni、Au、 Ag、或其它适当的导电材料。导电层160电连接到导电层132。
利用PVD、CVD、丝网印刷、旋涂、喷涂、烧结或热氧化在绝缘层156和导电层160上形成绝缘或钝化层162。绝缘层162包含一层或多层的聚酰亚胺、BCB、PBO、低温（<280oC）固化聚合物电介质、或其它具有类似绝缘和结构特性的材料。除去绝缘层162的一部分以暴露导电层160。按照设计要求可以建立另外的RDL层，包括导电层和绝缘层。
在图4j中，使用蒸发、电解电镀、无电极电镀、球滴（ball drop）或丝网印刷工艺在暴露的导电层160上沉积导电凸块材料。凸块材料可以是Al、Sn、Ni、Au、Ag、Pb、Bi、Cu、焊料，或其组合，以及可选的焊剂溶液。例如，凸块材料可以是共晶Sn/Pb、高铅焊料、或无铅焊料。利用合适的附着或结合工艺将凸块材料结合到导电层160。在一个实施例中，通过将凸块材料加热到它的熔点以上，所述凸块材料回流以形成球形球或凸块164。在一些应用中，凸块164二次回流以改善到导电层160的电接触。所述凸块也可以被压缩结合到导电层160。凸块164表示一种可以形成在导电层160上的互连结构。所述互连结构也可以使用柱形凸块、微凸块、或其它电互连。
图5示出类似于图4j的另一实施例，其中在导电层160和凸块164下面的密封剂146中形成浅空腔或沟道170。浅空腔170可以通过在除去临时保护平面化层136之前对图4d中的密封剂146进行激光钻孔至5-50 μm的深度来形成。浅空腔170提供下坠测试（DT）和板上温度循环（TCoB）测试中的倾倒支持。浅空腔170还增强了利用绝缘层156的再钝化。
图6示出了类似于图4j的另一实施例，其中浅圆形空腔或沟道172形成在导电层160和164下面的半导体管芯124周围的密封剂146中。浅圆形空腔172可以通过在除去临时保护平面化层136之前对图4d中的密封剂进行激光钻孔至5-50 μm的深度来形成。浅圆形空腔172提供DT和TCoB测试中的倾倒支持。此外，在除去临时保护平面化层136之前，激光可以修整图4d中的半导体管芯142周围的密封剂146的边缘174。
图7示出了类似于图4j的另一实施例，其中浅空腔或沟道178形成在导电层160和164下面的半导体管芯124周围的密封剂146中。此外，浅空腔或沟道180形成在半导体管芯124的边缘周围的密封剂146中。浅空腔178-180可以通过在除去临时保护平面化层136之前对图4d中的密封剂146进行激光钻孔至5-50 μm的深度来形成。浅空腔178-180提供DT和TCoB测试中的倾倒支持。
图8示出了类似于图4j的另一实施例，其中浅空腔或沟道182形成在导电层160和164下面的半导体管芯124周围的密封剂146中。此外，浅空腔或沟道184形成在半导体管芯124的边缘周围的密封剂146中。浅空腔182-184可以通过在除去临时保护平面化层136之前对图4d中的密封剂146进行激光钻孔至5-50 μm的深度来形成。浅空腔182-184提供DT和TCoB测试中的倾倒支持。绝缘层156具有足够的厚度来在浅空腔182上形成凹坑（dishing）而不会完全平面化衬底表面。导电层160在浅空腔182和184下面具有较厚的圆顶状部分186。
虽然已经详细说明本发明的一个或多个实施例，但是本领域技术人员将理解的是，在不脱离由下列权利要求所阐述的本发明的范围的情况下可以对那些实施例进行变型和修改。

Claims (25)

1. 一种制造半导体器件的方法，包括：
提供包含被划片街区分开的多个半导体管芯的半导体晶片;
在半导体晶片上形成第一绝缘层;
沿划片街区在包括半导体管芯的边缘的第一绝缘层上形成保护层;
通过保护层和划片街区单体化半导体晶片以分离半导体管芯同时保护半导体管芯的边缘;
以保护层为首，将半导体管芯安装到载体;
在半导体管芯和载体上沉积密封剂;
除去载体和保护层;以及
在半导体管芯和密封剂上形成装配互连结构。
2. 根据权利要求1的方法，其中第一绝缘层具有非平面表面且保护层具有平面表面。
3. 根据权利要求1的方法，还包括除去密封剂的与第一绝缘层相对的部分。
4. 根据权利要求1的方法，还包括在半导体晶片的整个表面上形成保护层。
5. 根据权利要求1的方法，还包括在划片街区上的保护层中形成开口。
6. 根据权利要求1的方法，其中形成装配互连结构包括：
在密封剂和第一绝缘层上形成第二绝缘层；
在第二绝缘层上形成导电层；以及
在第二绝缘层和导电层上形成第三绝缘层。
7. 一种制造半导体器件的方法，包括：
提供包含多个半导体管芯的半导体晶片；
在半导体晶片上形成第一绝缘层；
在第一绝缘层上形成保护层；
通过保护层单体化半导体晶片以分离半导体管芯同时保护半导体管芯的边缘；
将半导体管芯安装到载体；
在半导体管芯和载体上沉积密封剂；
除去载体和保护层；以及
在半导体管芯和密封剂上形成装配互连结构。
8. 根据权利要求7的方法，其中第一绝缘层具有非平面表面且保护层具有平面表面。
9. 根据权利要求7的方法，还包括除去密封剂的与第一绝缘层相对的部分。
10. 根据权利要求7的方法，还包括在半导体晶片的整个表面上形成保护层。
11. 根据权利要求7的方法，其中保护层在划片街区上具有开口。
12. 根据权利要求7的方法，还包括在半导体管芯周围的密封剂中形成空腔。
13. 根据权利要求7的方法，还包括在除去保护层之前在密封剂中形成空腔。
14. 一种制造半导体器件的方法，包括：
提供半导体管芯；
在半导体管芯上形成第一绝缘层；
在第一绝缘层上形成保护层；
以保护层为为首，将半导体管芯安装到载体；
在半导体管芯和载体上沉积密封剂；
除去载体和保护层；以及
在半导体管芯和密封剂上形成装配互连结构。
15. 根据权利要求14的方法，其中第一绝缘层具有非平面表面。
16. 根据权利要求14的方法，其中保护层具有平面表面。
17. 根据权利要求14的方法，其中保护层保护半导体管芯的边缘。
18. 根据权利要求14的方法，进一步包括：
在密封剂和保护层上施加胶带；
除去密封剂的与第一绝缘层相对的部分；以及
利用胶带除去保护层。
19. 根据权利要求14的方法，还包括利用去离子水和漂洗或化学脱模来除去保护层。
20. 根据权利要求14的方法，还包括在半导体管芯周围的密封剂中形成空腔。
21. 一种半导体器件，包括：
半导体管芯；
形成在半导体管芯上的第一绝缘层；
形成在第一绝缘层上的保护层；
沉积在半导体管芯上的密封剂；
形成在半导体管芯和密封剂上的装配互连结构。
22. 根据权利要求21的半导体器件，其中第一绝缘层具有非平面表面。
23. 根据权利要求21的半导体器件，其中保护层具有平面表面。
24. 根据权利要求21的半导体器件，其中保护层保护半导体管芯的边缘。
25. 根据权利要求21的半导体器件，还包括形成在密封剂中的空腔。
CN201110058465.9A 2010-03-12 2011-03-11 半导体器件和形成牺牲保护层以在单体化期间保护半导体管芯边缘的方法 Active CN102683279B (zh)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US31320810P 2010-03-12 2010-03-12
US61/313,208 2010-03-12
US61/313208 2010-03-12
US13/029936 2011-02-17
US13/029,936 US8183095B2 (en) 2010-03-12 2011-02-17 Semiconductor device and method of forming sacrificial protective layer to protect semiconductor die edge during singulation
US13/029,936 2011-02-17

Publications (2)

Publication Number Publication Date
CN102683279A true CN102683279A (zh) 2012-09-19
CN102683279B CN102683279B (zh) 2015-07-22

Family

ID=44559173

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110058465.9A Active CN102683279B (zh) 2010-03-12 2011-03-11 半导体器件和形成牺牲保护层以在单体化期间保护半导体管芯边缘的方法

Country Status (4)

Country Link
US (4) US8183095B2 (zh)
CN (1) CN102683279B (zh)
SG (2) SG186012A1 (zh)
TW (1) TWI528437B (zh)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103915395A (zh) * 2013-01-03 2014-07-09 矽品精密工业股份有限公司 半导体封装件及其制法
CN107301984A (zh) * 2017-08-02 2017-10-27 中芯长电半导体（江阴）有限公司 半导体结构、扇出型封装结构及其制备方法
CN107527884A (zh) * 2016-06-21 2017-12-29 三星电机株式会社 扇出型半导体封装件
CN111668118A (zh) * 2019-03-08 2020-09-15 矽磐微电子(重庆)有限公司 半导体封装方法及半导体封装结构

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7767496B2 (en) 2007-12-14 2010-08-03 Stats Chippac, Ltd. Semiconductor device and method of forming interconnect structure for encapsulated die having pre-applied protective layer
US8456002B2 (en) 2007-12-14 2013-06-04 Stats Chippac Ltd. Semiconductor device and method of forming insulating layer disposed over the semiconductor die for stress relief
US8183095B2 (en) 2010-03-12 2012-05-22 Stats Chippac, Ltd. Semiconductor device and method of forming sacrificial protective layer to protect semiconductor die edge during singulation
US9318441B2 (en) 2007-12-14 2016-04-19 Stats Chippac, Ltd. Semiconductor device and method of forming sacrificial adhesive over contact pads of semiconductor die
US8343809B2 (en) 2010-03-15 2013-01-01 Stats Chippac, Ltd. Semiconductor device and method of forming repassivation layer with reduced opening to contact pad of semiconductor die
US9548240B2 (en) 2010-03-15 2017-01-17 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming repassivation layer for robust low cost fan-out semiconductor package
US20120007211A1 (en) * 2010-07-06 2012-01-12 Aleksandar Aleksov In-street die-to-die interconnects
US9202713B2 (en) * 2010-07-26 2015-12-01 Stats Chippac, Ltd. Semiconductor device and method of forming RDL over contact pad with high alignment tolerance or reduced interconnect pitch
US9064883B2 (en) * 2011-08-25 2015-06-23 Intel Mobile Communications GmbH Chip with encapsulated sides and exposed surface
US9842798B2 (en) 2012-03-23 2017-12-12 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a PoP device with embedded vertical interconnect units
US8810024B2 (en) 2012-03-23 2014-08-19 Stats Chippac Ltd. Semiconductor method and device of forming a fan-out PoP device with PWB vertical interconnect units
US10049964B2 (en) 2012-03-23 2018-08-14 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a fan-out PoP device with PWB vertical interconnect units
US20130249101A1 (en) * 2012-03-23 2013-09-26 Stats Chippac, Ltd. Semiconductor Method of Device of Forming a Fan-Out PoP Device with PWB Vertical Interconnect Units
US9837303B2 (en) 2012-03-23 2017-12-05 STATS ChipPAC Pte. Ltd. Semiconductor method and device of forming a fan-out device with PWB vertical interconnect units
US20130344657A1 (en) * 2012-06-26 2013-12-26 Nxp B. V. Package assembly using a carrier-free technique
TWI471952B (zh) * 2012-07-18 2015-02-01 矽品精密工業股份有限公司 晶片尺寸封裝件之製法
WO2016018237A1 (en) * 2014-07-28 2016-02-04 Intel Corporation A multi-chip-module semiconductor chip package having dense package wiring
US9449908B2 (en) 2014-07-30 2016-09-20 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package system and method
TWI649848B (zh) * 2014-12-26 2019-02-01 聯華電子股份有限公司 具有凸塊下層金屬的半導體結構及其製作方法
US9536756B1 (en) * 2015-06-29 2017-01-03 Stmicroelectronics, Inc. Semiconductor packages separated using a sacrificial material
US9659884B2 (en) 2015-08-14 2017-05-23 Powertech Technology Inc. Carrier substrate
US10319639B2 (en) 2017-08-17 2019-06-11 Semiconductor Components Industries, Llc Thin semiconductor package and related methods
US11342189B2 (en) 2015-09-17 2022-05-24 Semiconductor Components Industries, Llc Semiconductor packages with die including cavities and related methods
US10276421B2 (en) * 2016-03-15 2019-04-30 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated fan-out package, integrated fan-out package array, and method of manufacturing integrated fan-out packages
US10186468B2 (en) * 2016-03-31 2019-01-22 Infineon Technologies Ag System and method for a transducer in an eWLB package
US10629504B2 (en) * 2016-05-03 2020-04-21 Avago Technologies International Sales Pte. Limited Die edge crack and delamination detection
JP6562467B2 (ja) * 2016-06-21 2019-08-21 サムスン エレクトロニクス カンパニー リミテッド ファン−アウト半導体パッケージ
DE102017215177B4 (de) * 2016-09-02 2024-10-10 Idex Biometrics Asa Verfahren zur Herstellung eines Abdeckungselements geeignet für einen Fingerprint Sensor
DE102017103908B4 (de) 2017-02-24 2023-05-17 Infineon Technologies Ag Verfahren zum Anbringen einer Halbleiterschicht auf einem Träger
US10636729B2 (en) * 2017-06-19 2020-04-28 Texas Instruments Incorporated Integrated circuit package with pre-wetted contact sidewall surfaces
US11404277B2 (en) 2017-08-17 2022-08-02 Semiconductor Components Industries, Llc Die sidewall coatings and related methods
US11348796B2 (en) 2017-08-17 2022-05-31 Semiconductor Components Industries, Llc Backmetal removal methods
US11361970B2 (en) 2017-08-17 2022-06-14 Semiconductor Components Industries, Llc Silicon-on-insulator die support structures and related methods
US11404276B2 (en) 2017-08-17 2022-08-02 Semiconductor Components Industries, Llc Semiconductor packages with thin die and related methods
US10622270B2 (en) 2017-08-31 2020-04-14 Texas Instruments Incorporated Integrated circuit package with stress directing material
US10553573B2 (en) 2017-09-01 2020-02-04 Texas Instruments Incorporated Self-assembly of semiconductor die onto a leadframe using magnetic fields
US10886187B2 (en) 2017-10-24 2021-01-05 Texas Instruments Incorporated Thermal management in integrated circuit using phononic bandgap structure
US10833648B2 (en) 2017-10-24 2020-11-10 Texas Instruments Incorporated Acoustic management in integrated circuit using phononic bandgap structure
US10497651B2 (en) * 2017-10-31 2019-12-03 Texas Instruments Incorporated Electromagnetic interference shield within integrated circuit encapsulation using photonic bandgap structure
US10557754B2 (en) 2017-10-31 2020-02-11 Texas Instruments Incorporated Spectrometry in integrated circuit using a photonic bandgap structure
US10444432B2 (en) 2017-10-31 2019-10-15 Texas Instruments Incorporated Galvanic signal path isolation in an encapsulated package using a photonic structure
US10371891B2 (en) 2017-10-31 2019-08-06 Texas Instruments Incorporated Integrated circuit with dielectric waveguide connector using photonic bandgap structure
US11044135B2 (en) * 2018-01-23 2021-06-22 Qualcomm Incorporated NR-SS LBT gap optimizations
US11056443B2 (en) * 2019-08-29 2021-07-06 Micron Technology, Inc. Apparatuses exhibiting enhanced stress resistance and planarity, and related methods
US11804416B2 (en) * 2020-09-08 2023-10-31 UTAC Headquarters Pte. Ltd. Semiconductor device and method of forming protective layer around cavity of semiconductor die

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5157001A (en) * 1989-09-18 1992-10-20 Matsushita Electric Industrial Co., Ltd. Method of dicing semiconductor wafer along protective film formed on scribe lines
US5309026A (en) * 1991-11-19 1994-05-03 Nippon Precision Circuits Ltd. Integrated circuit package having stress reducing recesses
CN1246731A (zh) * 1998-08-28 2000-03-08 三星电子株式会社 芯片尺寸封装和制备晶片级的芯片尺寸封装的方法
JP2004128286A (ja) * 2002-10-04 2004-04-22 Sony Corp チップ状電子部品及びその製造方法、その製造に用いる疑似ウェーハ及びその製造方法、並びに実装構造
US20040110316A1 (en) * 2002-11-20 2004-06-10 Mitsuhiko Ogihara Semiconductor device and method of manufacturing the same
CN101752273A (zh) * 2008-12-10 2010-06-23 卡西欧计算机株式会社 半导体器件的制造方法

Family Cites Families (91)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4894115A (en) 1989-02-14 1990-01-16 General Electric Company Laser beam scanning method for forming via holes in polymer materials
US5161093A (en) 1990-07-02 1992-11-03 General Electric Company Multiple lamination high density interconnect process and structure employing a variable crosslinking adhesive
US5250843A (en) 1991-03-27 1993-10-05 Integrated System Assemblies Corp. Multichip integrated circuit modules
US5353498A (en) 1993-02-08 1994-10-11 General Electric Company Method for fabricating an integrated circuit module
JP3258764B2 (ja) 1993-06-01 2002-02-18 三菱電機株式会社 樹脂封止型半導体装置の製造方法ならびに外部引出用電極およびその製造方法
US5524339A (en) 1994-09-19 1996-06-11 Martin Marietta Corporation Method for protecting gallium arsenide mmic air bridge structures
KR100398714B1 (ko) 1994-09-20 2003-11-14 가부시끼가이샤 히다치 세이사꾸쇼 반도체장치및그의실장구조체
US6423571B2 (en) 1994-09-20 2002-07-23 Hitachi, Ltd. Method of making a semiconductor device having a stress relieving mechanism
US5527741A (en) 1994-10-11 1996-06-18 Martin Marietta Corporation Fabrication and structures of circuit modules with flexible interconnect layers
KR0145058B1 (ko) 1994-12-31 1998-07-01 김광호 스태틱 랜덤 억세스 메모리 소자 및 제조방법
US5614765A (en) 1995-06-07 1997-03-25 Advanced Micro Devices, Inc. Self aligned via dual damascene
EP0759421A1 (en) 1995-08-17 1997-02-26 BP Chemicals Limited Process for the purification of a C2 to C4 carboxylic acid and/or anhydride having impurities
US5866952A (en) 1995-11-30 1999-02-02 Lockheed Martin Corporation High density interconnected circuit module with a compliant layer as part of a stress-reducing molded substrate
US5567657A (en) 1995-12-04 1996-10-22 General Electric Company Fabrication and structures of two-sided molded circuit modules with flexible interconnect layers
US6821821B2 (en) 1996-04-18 2004-11-23 Tessera, Inc. Methods for manufacturing resistors using a sacrificial layer
US5841193A (en) 1996-05-20 1998-11-24 Epic Technologies, Inc. Single chip modules, repairable multichip modules, and methods of fabrication thereof
US6025995A (en) 1997-11-05 2000-02-15 Ericsson Inc. Integrated circuit module and method
US6274486B1 (en) 1998-09-02 2001-08-14 Micron Technology, Inc. Metal contact and process
TW471116B (en) * 1999-01-22 2002-01-01 United Microelectronics Corp Contact isolation structure and the manufacturing method thereof
US6168966B1 (en) 1999-02-18 2001-01-02 Taiwan Semiconductor Manufacturing Company Fabrication of uniform areal sensitivity image array
US6197613B1 (en) 1999-03-23 2001-03-06 Industrial Technology Research Institute Wafer level packaging method and devices formed
JP2001185653A (ja) 1999-10-12 2001-07-06 Fujitsu Ltd 半導体装置及び基板の製造方法
US6271469B1 (en) 1999-11-12 2001-08-07 Intel Corporation Direct build-up layer on an encapsulated die package
US6538210B2 (en) 1999-12-20 2003-03-25 Matsushita Electric Industrial Co., Ltd. Circuit component built-in module, radio device having the same, and method for producing the same
US6586836B1 (en) 2000-03-01 2003-07-01 Intel Corporation Process for forming microelectronic packages and intermediate structures formed therewith
TW502417B (en) 2001-06-26 2002-09-11 Siliconware Precision Industries Co Ltd Chip-embedded-type semiconductor package with high heat dissipation
SG102639A1 (en) * 2001-10-08 2004-03-26 Micron Technology Inc Apparatus and method for packing circuits
JP3861669B2 (ja) 2001-11-22 2006-12-20 ソニー株式会社 マルチチップ回路モジュールの製造方法
TW517361B (en) 2001-12-31 2003-01-11 Megic Corp Chip package structure and its manufacture process
TW522499B (en) 2002-04-11 2003-03-01 Ru Yi Invest Co Ltd Semiconductor apparatus and fabrication method of reducing the influence of package induced stress on IC parameter offset
US6964881B2 (en) 2002-08-27 2005-11-15 Micron Technology, Inc. Multi-chip wafer level system packages and methods of forming same
US6905914B1 (en) 2002-11-08 2005-06-14 Amkor Technology, Inc. Wafer level package and fabrication method
US7723210B2 (en) 2002-11-08 2010-05-25 Amkor Technology, Inc. Direct-write wafer level chip scale package
US20050176233A1 (en) 2002-11-15 2005-08-11 Rajeev Joshi Wafer-level chip scale package and method for fabricating and using the same
US6853064B2 (en) * 2003-05-12 2005-02-08 Micron Technology, Inc. Semiconductor component having stacked, encapsulated dice
JP3709882B2 (ja) 2003-07-22 2005-10-26 松下電器産業株式会社 回路モジュールとその製造方法
US7514767B2 (en) 2003-12-03 2009-04-07 Advanced Chip Engineering Technology Inc. Fan out type wafer level package structure and method of the same
JP4285707B2 (ja) 2003-12-25 2009-06-24 カシオ計算機株式会社 半導体装置
JP4221308B2 (ja) 2004-01-15 2009-02-12 パナソニック株式会社 静止画再生装置、静止画再生方法及びプログラム
JP4865197B2 (ja) 2004-06-30 2012-02-01 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US7235431B2 (en) 2004-09-02 2007-06-26 Micron Technology, Inc. Methods for packaging a plurality of semiconductor dice using a flowable dielectric material
WO2006043122A1 (en) 2004-10-21 2006-04-27 Infineon Technologies Ag Semiconductor package and method to produce the same
US20090014869A1 (en) 2004-10-29 2009-01-15 Vrtis Joan K Semiconductor device package with bump overlying a polymer layer
JP2006173232A (ja) 2004-12-14 2006-06-29 Casio Comput Co Ltd 半導体装置およびその製造方法
KR100689825B1 (ko) 2005-02-14 2007-03-08 삼성전자주식회사 희생막을 이용한 반도체 소자의 형성방법들
JP4790297B2 (ja) 2005-04-06 2011-10-12 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US7919844B2 (en) 2005-05-26 2011-04-05 Aprolase Development Co., Llc Tier structure with tier frame having a feedthrough structure
TWI263313B (en) 2005-08-15 2006-10-01 Phoenix Prec Technology Corp Stack structure of semiconductor component embedded in supporting board
US7300824B2 (en) 2005-08-18 2007-11-27 James Sheats Method of packaging and interconnection of integrated circuits
JP5065586B2 (ja) 2005-10-18 2012-11-07 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
TWI295497B (en) 2005-10-18 2008-04-01 Phoenix Prec Technology Corp Stack structure of semiconductor component embedded in supporting board and method for fabricating the same
DE102005053842B4 (de) 2005-11-09 2008-02-07 Infineon Technologies Ag Halbleiterbauelement mit Verbindungselementen und Verfahren zur Herstellung desselben
JP4826248B2 (ja) 2005-12-19 2011-11-30 Ｔｄｋ株式会社 Ｉｃ内蔵基板の製造方法
US7675157B2 (en) 2006-01-30 2010-03-09 Marvell World Trade Ltd. Thermal enhanced package
TW200741959A (en) 2006-04-20 2007-11-01 Min-Chang Dong A die and method fabricating the same
DE102006032251A1 (de) 2006-07-12 2008-01-17 Infineon Technologies Ag Verfahren zum Herstellen von Chip-Packages sowie derartig hergestelltes Chip-Package
JP5129939B2 (ja) 2006-08-31 2013-01-30 沖電気工業株式会社 半導体装置の製造方法
US7830004B2 (en) 2006-10-27 2010-11-09 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging with base layers comprising alloy 42
CN101192550A (zh) 2006-12-01 2008-06-04 矽品精密工业股份有限公司 半导体封装件及其制法
US20080188037A1 (en) 2007-02-05 2008-08-07 Bridge Semiconductor Corporation Method of manufacturing semiconductor chip assembly with sacrificial metal-based core carrier
US20080217761A1 (en) 2007-03-08 2008-09-11 Advanced Chip Engineering Technology Inc. Structure of semiconductor device package and method of the same
US20080246126A1 (en) 2007-04-04 2008-10-09 Freescale Semiconductor, Inc. Stacked and shielded die packages with interconnects
US7687895B2 (en) 2007-04-30 2010-03-30 Infineon Technologies Ag Workpiece with semiconductor chips and molding, semiconductor device and method for producing a workpiece with semiconductors chips
US20080313894A1 (en) 2007-06-21 2008-12-25 General Electric Company Method for making an interconnect structure and low-temperature interconnect component recovery process
US7944034B2 (en) 2007-06-22 2011-05-17 Texas Instruments Incorporated Array molded package-on-package having redistribution lines
US7868445B2 (en) 2007-06-25 2011-01-11 Epic Technologies, Inc. Integrated structures and methods of fabrication thereof with fan-out metallization on a chips-first chip layer
US8859396B2 (en) * 2007-08-07 2014-10-14 Semiconductor Components Industries, Llc Semiconductor die singulation method
US7781310B2 (en) 2007-08-07 2010-08-24 Semiconductor Components Industries, Llc Semiconductor die singulation method
US8492263B2 (en) 2007-11-16 2013-07-23 Taiwan Semiconductor Manufacturing Company, Ltd. Protected solder ball joints in wafer level chip-scale packaging
US10074553B2 (en) 2007-12-03 2018-09-11 STATS ChipPAC Pte. Ltd. Wafer level package integration and method
US9460951B2 (en) 2007-12-03 2016-10-04 STATS ChipPAC Pte. Ltd. Semiconductor device and method of wafer level package integration
US8039302B2 (en) 2007-12-07 2011-10-18 Stats Chippac, Ltd. Semiconductor package and method of forming similar structure for top and bottom bonding pads
JP4596001B2 (ja) 2007-12-12 2010-12-08 カシオ計算機株式会社 半導体装置の製造方法
US8183095B2 (en) 2010-03-12 2012-05-22 Stats Chippac, Ltd. Semiconductor device and method of forming sacrificial protective layer to protect semiconductor die edge during singulation
US7767496B2 (en) 2007-12-14 2010-08-03 Stats Chippac, Ltd. Semiconductor device and method of forming interconnect structure for encapsulated die having pre-applied protective layer
US8343809B2 (en) 2010-03-15 2013-01-01 Stats Chippac, Ltd. Semiconductor device and method of forming repassivation layer with reduced opening to contact pad of semiconductor die
TWI345276B (en) 2007-12-20 2011-07-11 Chipmos Technologies Inc Dice rearrangement package structure using layout process to form a compliant configuration
US7948066B2 (en) * 2007-12-26 2011-05-24 Stats Chippac Ltd. Integrated circuit package system with lead locking structure
US7704796B2 (en) * 2008-06-04 2010-04-27 Stats Chippac, Ltd. Semiconductor device and method of forming recessed conductive vias in saw streets
US8039303B2 (en) 2008-06-11 2011-10-18 Stats Chippac, Ltd. Method of forming stress relief layer between die and interconnect structure
US7666709B1 (en) 2008-12-10 2010-02-23 Stats Chippac, Ltd. Semiconductor device and method of placing semiconductor die on a temporary carrier using fiducial patterns
US7642128B1 (en) 2008-12-12 2010-01-05 Stats Chippac, Ltd. Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP
US8097489B2 (en) 2009-03-23 2012-01-17 Stats Chippac, Ltd. Semiconductor device and method of mounting pre-fabricated shielding frame over semiconductor die
TWI466259B (zh) 2009-07-21 2014-12-21 Advanced Semiconductor Eng 半導體封裝件、其製造方法及重佈晶片封膠體的製造方法
JP5295928B2 (ja) * 2009-10-23 2013-09-18 新光電気工業株式会社 半導体装置及びその製造方法
TWI469205B (zh) * 2009-11-13 2015-01-11 Raydium Semiconductor Corp 積體電路晶圓以及積體電路晶圓切割方法
US20110198762A1 (en) 2010-02-16 2011-08-18 Deca Technologies Inc. Panelized packaging with transferred dielectric
US8258633B2 (en) 2010-03-31 2012-09-04 Infineon Technologies Ag Semiconductor package and multichip arrangement having a polymer layer and an encapsulant
US8350381B2 (en) * 2010-04-01 2013-01-08 Infineon Technologies Ag Device and method for manufacturing a device
TW201137960A (en) * 2010-04-20 2011-11-01 Raydium Semiconductor Corp Integrated circuit wafer dicing method
US8741691B2 (en) * 2012-04-20 2014-06-03 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating three dimensional integrated circuit

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5157001A (en) * 1989-09-18 1992-10-20 Matsushita Electric Industrial Co., Ltd. Method of dicing semiconductor wafer along protective film formed on scribe lines
US5309026A (en) * 1991-11-19 1994-05-03 Nippon Precision Circuits Ltd. Integrated circuit package having stress reducing recesses
CN1246731A (zh) * 1998-08-28 2000-03-08 三星电子株式会社 芯片尺寸封装和制备晶片级的芯片尺寸封装的方法
JP2004128286A (ja) * 2002-10-04 2004-04-22 Sony Corp チップ状電子部品及びその製造方法、その製造に用いる疑似ウェーハ及びその製造方法、並びに実装構造
US20040110316A1 (en) * 2002-11-20 2004-06-10 Mitsuhiko Ogihara Semiconductor device and method of manufacturing the same
CN101752273A (zh) * 2008-12-10 2010-06-23 卡西欧计算机株式会社 半导体器件的制造方法

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103915395A (zh) * 2013-01-03 2014-07-09 矽品精密工业股份有限公司 半导体封装件及其制法
CN107527884A (zh) * 2016-06-21 2017-12-29 三星电机株式会社 扇出型半导体封装件
CN107301984A (zh) * 2017-08-02 2017-10-27 中芯长电半导体（江阴）有限公司 半导体结构、扇出型封装结构及其制备方法
CN111668118A (zh) * 2019-03-08 2020-09-15 矽磐微电子(重庆)有限公司 半导体封装方法及半导体封装结构
CN111668118B (zh) * 2019-03-08 2022-03-01 矽磐微电子(重庆)有限公司 半导体封装方法

Also Published As

Publication number Publication date
US20120199965A1 (en) 2012-08-09
SG174681A1 (en) 2011-10-28
US20170098612A1 (en) 2017-04-06
US10204866B2 (en) 2019-02-12
TWI528437B (zh) 2016-04-01
US8183095B2 (en) 2012-05-22
US20150008597A1 (en) 2015-01-08
CN102683279B (zh) 2015-07-22
SG186012A1 (en) 2012-12-28
US8907476B2 (en) 2014-12-09
US9558958B2 (en) 2017-01-31
US20110221057A1 (en) 2011-09-15
TW201142932A (en) 2011-12-01

Similar Documents

Publication Publication Date Title
CN102683279B (zh) 半导体器件和形成牺牲保护层以在单体化期间保护半导体管芯边缘的方法
CN102543772B (zh) 结合晶片级不同尺寸半导体管芯的方法和半导体器件
CN102194740B (zh) 半导体器件及其形成方法
US9136144B2 (en) Method of forming protective material between semiconductor die stacked on semiconductor wafer to reduce defects during singulation
US9397050B2 (en) Semiconductor device and method of forming pre-molded semiconductor die having bumps embedded in encapsulant
CN102194717B (zh) 半导体器件和在半导体管芯周围形成绝缘层的方法
US9666540B2 (en) Semiconductor device and method of forming prefabricated heat spreader frame with embedded semiconductor die
US9153544B2 (en) Semiconductor device and method of forming discontinuous ESD protection layers between semiconductor die
CN102412197B (zh) 形成具有绝缘环形环的导电tsv的方法和半导体器件
CN102194718B (zh) 半导体器件及其制造方法
CN110993514B (zh) 半导体装置和将密封剂沉积在嵌入式wlcsp中的方法
CN102738067A (zh) 半导体器件以及用于形成半导体封装的方法
CN103165477A (zh) 形成垂直互连结构的方法和半导体器件
CN102163561A (zh) 半导体器件和使用相同载体在wlcsp中形成tmv和tsv的方法
CN101989558A (zh) 半导体器件及其制造方法
US8524537B2 (en) Semiconductor device and method of forming protective coating material over semiconductor wafer to reduce lamination tape residue
CN101996894A (zh) 半导体器件和围绕管芯周边形成坝材料以减小翘曲的方法
CN102376595A (zh) 形成具有导电层和导电通孔的fo-wlcsp的方法和半导体器件
CN102420180A (zh) 半导体器件及其制造方法
CN101996896A (zh) 半导体器件及其制造方法
CN102709200A (zh) 半导体器件和形成设置在半导体管芯上的绝缘层的方法
CN102420147A (zh) 形成保护结构用于绝缘层局部平坦化的方法和半导体器件
CN103035578A (zh) 形成具有较大载体的重构晶片的半导体器件和方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP03 Change of name, title or address

Address after: Singapore City

Patentee after: Stats Chippac Ltd.

Country or region after: Singapore

Address before: Singapore City

Patentee before: STATS ChipPAC Pte. Ltd.

Country or region before: Singapore

CP03 Change of name, title or address