Nothing Special   »   [go: up one dir, main page]

AU2002352773A1 - User equipment (ue) having a hybrid parallel/serial bus interface - Google Patents

User equipment (ue) having a hybrid parallel/serial bus interface

Info

Publication number
AU2002352773A1
AU2002352773A1 AU2002352773A AU2002352773A AU2002352773A1 AU 2002352773 A1 AU2002352773 A1 AU 2002352773A1 AU 2002352773 A AU2002352773 A AU 2002352773A AU 2002352773 A AU2002352773 A AU 2002352773A AU 2002352773 A1 AU2002352773 A1 AU 2002352773A1
Authority
AU
Australia
Prior art keywords
serial
data block
nibble
user equipment
bus interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2002352773A
Inventor
Timothy A. Axness
Joseph Gredone
Alfred Stufflet
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
InterDigital Technology Corp
Original Assignee
InterDigital Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/990,060 external-priority patent/US7069464B2/en
Application filed by InterDigital Technology Corp filed Critical InterDigital Technology Corp
Publication of AU2002352773A1 publication Critical patent/AU2002352773A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Dc Digital Transmission (AREA)

Abstract

A hybrid serial/parallel bus interface for a user equipment (UE) has a data block demultiplexing device (40). The data block demultiplexing device has an input configured to receive a data block and demultiplexes the data block into a plurality of nibbles. For each nibble, a parallel to serial converter (42) converts the nibble into serial data. A line (44) transfers each nibble's serial data. A serial to parallel converter (46) converts each nibble's serial data to recover that nibble. A data block reconstruction device (48) combines the recovered nibbles into the data block.
AU2002352773A 2001-11-21 2002-11-18 User equipment (ue) having a hybrid parallel/serial bus interface Abandoned AU2002352773A1 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US09/990,060 US7069464B2 (en) 2001-11-21 2001-11-21 Hybrid parallel/serial bus interface
US09/990,060 2001-11-21
US10/080,899 2002-02-22
US10/080,899 US6823469B2 (en) 2001-11-21 2002-02-22 User equipment (UE) having a hybrid parallel/serial bus interface
PCT/US2002/036954 WO2003046737A1 (en) 2001-11-21 2002-11-18 User equipment (ue) having a hybrid parallel/serial bus interface

Publications (1)

Publication Number Publication Date
AU2002352773A1 true AU2002352773A1 (en) 2003-06-10

Family

ID=26764107

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2002352773A Abandoned AU2002352773A1 (en) 2001-11-21 2002-11-18 User equipment (ue) having a hybrid parallel/serial bus interface

Country Status (12)

Country Link
EP (1) EP1446722A4 (en)
JP (1) JP2005510800A (en)
CN (1) CN100346327C (en)
AT (2) ATE397323T1 (en)
AU (1) AU2002352773A1 (en)
CA (1) CA2467841C (en)
DE (1) DE60226910D1 (en)
HK (1) HK1069905A1 (en)
MX (1) MXPA04004742A (en)
NO (1) NO20042522L (en)
TW (2) TWI260172B (en)
WO (1) WO2003046737A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1321382C (en) * 2004-01-20 2007-06-13 宏达国际电子股份有限公司 Serial/parallel data converting module and relative computer system
CN1329850C (en) * 2004-01-20 2007-08-01 凌阳科技股份有限公司 Transmission method and system for multiple path bus data

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH056335A (en) * 1991-06-27 1993-01-14 Nec Eng Ltd Inter-device interface system
JPH05160819A (en) * 1991-12-03 1993-06-25 Nec Eng Ltd Data transfer equipment
JPH05250316A (en) * 1992-03-05 1993-09-28 Nec Eng Ltd Inter-device interface system
US5602780A (en) * 1993-10-20 1997-02-11 Texas Instruments Incorporated Serial to parallel and parallel to serial architecture for a RAM based FIFO memory
US5768529A (en) * 1995-05-05 1998-06-16 Silicon Graphics, Inc. System and method for the synchronous transmission of data in a communication network utilizing a source clock signal to latch serial data into first registers and a handshake signal to latch parallel data into second registers
US5812881A (en) * 1997-04-10 1998-09-22 International Business Machines Corporation Handshake minimizing serial to parallel bus interface in a data processing system
US7069464B2 (en) * 2001-11-21 2006-06-27 Interdigital Technology Corporation Hybrid parallel/serial bus interface

Also Published As

Publication number Publication date
MXPA04004742A (en) 2004-08-02
TWI285316B (en) 2007-08-11
ATE397323T1 (en) 2008-06-15
TWI260172B (en) 2006-08-11
DE60226910D1 (en) 2008-07-10
ATE388525T1 (en) 2008-03-15
CA2467841A1 (en) 2003-06-05
EP1446722A4 (en) 2005-04-20
TW200419359A (en) 2004-10-01
EP1446722A1 (en) 2004-08-18
TW200402240A (en) 2004-02-01
CA2467841C (en) 2008-05-13
JP2005510800A (en) 2005-04-21
HK1069905A1 (en) 2005-06-03
WO2003046737A1 (en) 2003-06-05
CN100346327C (en) 2007-10-31
CN1589437A (en) 2005-03-02
NO20042522L (en) 2004-06-16

Similar Documents

Publication Publication Date Title
MY131176A (en) User equipment (ue) having a hybrid parallel/serial bus interface
TW200641629A (en) Method empolyed by a base station for transferring data and base station/user equipment having hybrid parallel/serial bus interface
EP1432178A3 (en) Signaling protocol and architecture for protection rings
AU2001294452A1 (en) Wearable data input interface
AU2002352773A1 (en) User equipment (ue) having a hybrid parallel/serial bus interface
TWI267274B (en) Base station/user equipment having a hybrid parallel/serial bus interface
MXPA04004740A (en) Method of transferring data.
EP1432153A3 (en) Optical pulse stretcher
MY114631A (en) Semiconductor integrated circuit for performing data transfer
DE502004010047D1 (en) Homebus-system
GB0305795D0 (en) Data/audio multiplexer/demultiplexer,data/audio multiplex transmission system and methods thereof
AU2002100984A4 (en) T.M.S. (Tube Management System)

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase