Nothing Special   »   [go: up one dir, main page]

Kuan et al., 2012 - Google Patents

Micro-bump assignment for 3D ICs using order relation

Kuan et al., 2012

Document ID
11469172126740768961
Author
Kuan T
Chang Y
Chen T
Publication year
Publication venue
17th Asia and South Pacific Design Automation Conference

External Links

Snippet

The routing quality on RDLs in 3D ICs is affected by the micro-bump location seriously. In this paper, we propose a micro-bump assignment method using order relation to minimize the crossing problem and reduce the detours in RDLs. Experimental results show that our …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/02—Component-based CAD
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T17/00—Three dimensional [3D] modelling, e.g. data description of 3D objects
    • G06T17/05—Geographic models

Similar Documents

Publication Publication Date Title
US8418115B1 (en) Routability based placement for multi-die integrated circuits
Hsu et al. TSV-aware analytical placement for 3-D IC designs based on a novel weighted-average wirelength model
US10268795B2 (en) Method and system for timing optimization with detour prediction
Pui et al. RippleFPGA: A routability-driven placement for large-scale heterogeneous FPGAs
Kim et al. Block-level 3D IC design with through-silicon-via planning
Knechtel et al. Assembling 2D blocks into 3D chips
Stow et al. Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5 D/3D integration
Lim Design for high performance, low power, and reliable 3D integrated circuits
US10831972B2 (en) Capacity model for global routing
US10678987B2 (en) Cell layout method and system for creating stacked 3D integrated circuit having two tiers
US20160042110A1 (en) High quality physical design for monolithic three-dimensional integrated circuits (3d ic) using two-dimensional integrated circuit (2d ic) design tools
Liu et al. Floorplanning and signal assignment for silicon interposer-based 3D ICs
CN114556352A (en) Method and system for performing automatic wiring
US20130290914A1 (en) Methods and Apparatus for Floorplanning and Routing Co-Design
Kuan et al. Micro-bump assignment for 3D ICs using order relation
Lin et al. SAINT: Handling module folding and alignment in fixed-outline floorplans for 3D ICs
Lin et al. Redistribution layer routing for integrated fan-out wafer-level chip-scale packages
Chang et al. ILP-based inter-die routing for 3D ICs
Lin et al. Routability-driven TSV-aware floorplanning methodology for fixed-outline 3-D ICs
Krishna et al. Optimization of wire-length and block rearrangements for a modern IC placement using evolutionary techniques
Lin et al. Redistribution layer routing for wafer-level integrated fan-out package-on-packages
Zhu et al. Floorplanning for 3D-IC with Through-Silicon via co-design using simulated annealing
Pangracious et al. Designing a 3D tree-based FPGA: Optimization of butterfly programmable interconnect topology using 3D technology
Jagtap et al. A methodology for early exploration of TSV placement topologies in 3D stacked ICs
Prakash et al. Simultaneous optimization of the area, wirelength and TSVs in a 3D IC design