Nothing Special   »   [go: up one dir, main page]

Lin et al., 2017 - Google Patents

Redistribution layer routing for wafer-level integrated fan-out package-on-packages

Lin et al., 2017

Document ID
9014150893232579624
Author
Lin T
Chi C
Chang Y
Publication year
Publication venue
2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)

External Links

Snippet

The wafer-level integrated fan-out (InFO) package-on-package (PoP) is a promising 3D packaging technology, which usually consists of a bottom package with the InFO technique, and a top package stacked on the bottom package. Different from the traditional PoPs, there …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices

Similar Documents

Publication Publication Date Title
Hsu et al. TSV-aware analytical placement for 3-D IC designs based on a novel weighted-average wirelength model
Tsai et al. Through-silicon via planning in 3-D floorplanning
Fang et al. A network-flow-based RDL routing algorithmz for flip-chip design
Li et al. Fast fixed-outline 3-D IC floorplanning with TSV co-placement
Kim et al. Block-level 3D IC design with through-silicon-via planning
Hsu et al. Stacking signal TSV for thermal dissipation in global routing for 3-D IC
Lin et al. Redistribution layer routing for wafer-level integrated fan-out package-on-packages
Lin et al. Redistribution layer routing for integrated fan-out wafer-level chip-scale packages
Fang et al. A routing algorithm for flip-chip design
US9928334B2 (en) Redistribution layer routing for integrated fan-out wafer-level chip-scale packages
Osmolovskyi et al. Optimal die placement for interposer-based 3D ICs
Wen et al. Via-based redistribution layer routing for InFO packages with irregular pad structures
US6625792B1 (en) Semiconductor design system, semiconductor integrated circuit, semiconductor design method and storage medium storing semiconductor design program
Cai et al. Simultaneous pre-and free-assignment routing for multiple redistribution layers with irregular vias
Chang et al. ILP-based inter-die routing for 3D ICs
Yan IO connection assignment and RDL routing for flip-chip designs
Fang et al. Area-I/O flip-chip routing for chip-package co-design considering signal skews
Chung et al. Any-angle routing for redistribution layers in 2.5 D IC packages
Lee et al. Obstacle-avoiding free-assignment routing for flip-chip designs
Jang et al. TSV repair architecture for clustered faults
Lyu et al. A force directed partitioning algorithm for 3D floorplanning
Jagtap et al. A methodology for early exploration of TSV placement topologies in 3D stacked ICs
Pangracious et al. Designing a 3D tree-based FPGA: Optimization of butterfly programmable interconnect topology using 3D technology
Prakash et al. Simultaneous optimization of the area, wirelength and TSVs in a 3D IC design
Zhong et al. Lagrangian relaxation based pin assignment and through-silicon via planning for 3-D SoCs