Nothing Special   »   [go: up one dir, main page]

Prakash et al., 2022 - Google Patents

Simultaneous optimization of the area, wirelength and TSVs in a 3D IC design

Prakash et al., 2022

View PDF
Document ID
1107855394682900280
Author
Prakash A
Lal R
Publication year
Publication venue
Sādhanā

External Links

Snippet

The technology of a three-dimensional integrated circuit (3D-IC) is an emerging approach for improving performance. In comparison to a standard 2-D IC design, which arranges all of the devices on a single planar layer, a 3D-IC stacking of many tiers enables more devices to …
Continue reading at www.ias.ac.in (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Hsu et al. TSV-aware analytical placement for 3-D IC designs based on a novel weighted-average wirelength model
Hsu et al. TSV-aware analytical placement for 3D IC designs
Li et al. Fast fixed-outline 3-D IC floorplanning with TSV co-placement
US8689164B2 (en) Method of analytical placement with weighted-average wirelength model
Lim Design for high performance, low power, and reliable 3D integrated circuits
CN103930891B (en) Using existing prewiring algorithm, the method for determining the line length between node using straight line Steiner minimal tree (RSMT)
Li et al. Integrating dynamic thermal via planning with 3D floorplanning algorithm
Hsu et al. Stacking signal TSV for thermal dissipation in global routing for 3-D IC
Lin et al. Thermal-aware floorplanning and TSV-planning for mixed-type modules in a fixed-outline 3-D IC
Prakash et al. Simultaneous optimization of the area, wirelength and TSVs in a 3D IC design
Ahmed et al. TSV-and delay-aware 3D-IC floorplanning
Cuesta et al. 3D thermal-aware floorplanner using a MILP approximation
Lin et al. Routability-driven TSV-aware floorplanning methodology for fixed-outline 3-D ICs
Cuesta et al. 3D thermal-aware floorplanner for many-core single-chip systems
Tabrizi et al. A fast force-directed simulated annealing for 3D IC partitioning
Krishna et al. Optimization of wire-length and block rearrangements for a modern IC placement using evolutionary techniques
Hentschke et al. 3D-vias aware quadratic placement for 3D VLSI circuits
Zhu et al. Floorplanning for 3D-IC with Through-Silicon via co-design using simulated annealing
Ravichandran et al. Physical layout automation for system-on-packages
Li et al. Design methodology of fault-tolerant custom 3D network-on-chip
Fu et al. CoPlace: Coherent Placement Engine with Layout-aware Partitioning for 3D ICs
Chen et al. Reshaping System Design in 3D Integration: Perspectives and Challenges
Minz et al. Net and pin distribution for 3D package global routing
Yang et al. Physical co-design for micro-fluidically cooled 3D ICs
Kannan et al. A hierarchical 3-d floorplanning algorithm for many-core CMP networks