Nothing Special   »   [go: up one dir, main page]

Toprak et al., 2005 - Google Patents

Low-power current mode logic for improved DPA-resistance in embedded systems

Toprak et al., 2005

Document ID
9397082389353048379
Author
Toprak Z
Leblebici Y
Publication year
Publication venue
2005 IEEE International Symposium on Circuits and Systems

External Links

Snippet

In this work, MOS current mode logic (MCML) is analyzed for low power, low noise, mixed signal applications demanding high security such as embedded cryptographic processors and smart cards. We emphasize the possible extension of MCML gate usage for low speed …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation

Similar Documents

Publication Publication Date Title
Toprak et al. Low-power current mode logic for improved DPA-resistance in embedded systems
Kumar et al. FinSAL: FinFET-based secure adiabatic logic for energy-efficient and DPA resistant IoT devices
Kumar et al. EE-SPFAL: A novel energy-efficient secure positive feedback adiabatic logic for DPA resistant RFID and smart card
Macé et al. A dynamic current mode logic to counteract power analysis attacks
Cevrero et al. Power-gated MOS current mode logic (PG-MCML) a power aware DPA-resistant standard cell library
Thapliyal et al. Adiabatic computing based low-power and DPA-resistant lightweight cryptography for IoT devices
Raghav et al. A balanced power analysis attack resilient adiabatic logic using single charge sharing transistor
Gaikwad et al. Design of CMOS ternary logic family based on single supply voltage
De et al. Path-balanced logic design to realize block ciphers resistant to power and timing attacks
Sahoo et al. A novel configurable ring oscillator PUF with improved reliability using reduced supply voltage
Hassoune et al. Low-swing current mode logic (LSCML): A new logic style for secure and robust smart cards against power analysis attacks
Dhananjay et al. SEAL-RF: Secure adiabatic logic for wirelessly powered IoT devices
Soni et al. Review on Modified Gate Diffusion Input Technique
Lu et al. A 1.25 pJ/bit 0.048 mm 2 AES core with DPA resistance for IoT devices
Saravanan et al. An energy efficient XOR gate implementation resistant to power analysis attacks
Dhananjay et al. EQUAL: Efficient quasi adiabatic logic for enhanced side-channel resistance
Hassoune et al. Dynamic differential self-timed logic families for robust and low-power security ICs
Pengjun et al. Design of two-phase SABL flip-flop for resistant DPA attacks
Tiri et al. A Dynamic and Differential CMOS Logic Style to Resist Power and Timing Attacks on Security IC’s.
Kamel et al. Analysis of Dynamic Differential Swing Limited Logic for Low-Power Secure Applications.
Raghav et al. Robustness of power analysis attack resilient adiabatic logic: WCS-QuAL under PVT variations
Thapliyal et al. UTB-SOI based adiabatic computing for low-power and secure IoT devices
Rajasekar et al. Implementation of Low Power Null Conventional Logic Function for Configuration Logic Block
Munusamy et al. A low power hardware implementation of S-Box for Advanced Encryption Standard
Giancane et al. A new dynamic differential logic style as a countermeasure to power analysis attacks