Nothing Special   »   [go: up one dir, main page]

Thapliyal et al., 2017 - Google Patents

UTB-SOI based adiabatic computing for low-power and secure IoT devices

Thapliyal et al., 2017

Document ID
6227141584993207998
Author
Thapliyal H
Varun T
Kumar S
Publication year
Publication venue
Proceedings of the 12th Annual Conference on Cyber and Information Security Research

External Links

Snippet

Adiabatic logic is one of the promising computing paradigm to design energy-efficient and Differential Power Analysis (DPA)-resistant hardware. However, CMOS based adiabatic logic suffers from high leakage power. In order to reduce the leakage power in the existing …
Continue reading at dl.acm.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses

Similar Documents

Publication Publication Date Title
Kumar et al. EE-SPFAL: A novel energy-efficient secure positive feedback adiabatic logic for DPA resistant RFID and smart card
Kumar et al. FinSAL: FinFET-based secure adiabatic logic for energy-efficient and DPA resistant IoT devices
Cherkaoui et al. Design, evaluation, and optimization of physical unclonable functions based on transient effect ring oscillators
Kumar et al. Design exploration of a symmetric pass gate adiabatic logic for energy-efficient and secure hardware
Suresh et al. Entropy and energy bounds for metastability based TRNG with lightweight post-processing
Toprak et al. Low-power current mode logic for improved DPA-resistance in embedded systems
Thapliyal et al. Low-power and secure lightweight cryptography via TFET-based energy recovery circuits
Lu et al. 1.32 GHz high-throughput charge-recovery AES core with resistance to DPA attacks
Thapliyal et al. Adiabatic computing based low-power and DPA-resistant lightweight cryptography for IoT devices
Kumar et al. Energy-efficient and secure s-box circuit using symmetric pass gate adiabatic logic
Kumar et al. Design of adiabatic logic-based energy-efficient and reliable PUF for IoT devices
Raghav et al. Investigating the effectiveness of without charge-sharing quasi-adiabatic logic for energy efficient and secure cryptographic implementations
Ashok et al. Charge balancing symmetric pre‐resolve adiabatic logic against power analysis attacks
Thapliyal et al. UTB-SOI based adiabatic computing for low-power and secure IoT devices
Kahleifeh et al. 2-phase energy-efficient secure positive feedback adiabatic logic for cpa-resistant iot devices
Dhananjay et al. SEAL-RF: Secure adiabatic logic for wirelessly powered IoT devices
Sharma et al. A novel design of voltage and temperature resilient 9-T domino logic XOR/XNOR cell
Bhuvana et al. Positive feedback symmetric adiabatic logic against differential power attack
Moradi et al. Charge recovery logic as a side channel attack countermeasure
Dhananjay et al. EQUAL: Efficient quasi adiabatic logic for enhanced side-channel resistance
Lu et al. A 1.25 pJ/bit 0.048 mm 2 AES core with DPA resistance for IoT devices
Khatir et al. A secure and low-energy logic style using charge recovery approach
Tripathy et al. MARPUF: physical unclonable function with improved machine learning attack resistance
Saravanan et al. An energy efficient XOR gate implementation resistant to power analysis attacks
Dan et al. A modeling attack resistant R-XOR APUF based on FPGA