Nothing Special   »   [go: up one dir, main page]

Soni et al., 2017 - Google Patents

Review on Modified Gate Diffusion Input Technique

Soni et al., 2017

View PDF
Document ID
6663339430952389068
Author
Soni D
Shah M
Publication year
Publication venue
Int. Res. J. Eng. Technol

External Links

Snippet

This paper gives an overview upon MGDI technique, in which low number of transistors are used that reduce the power consumptions and area on chip of digital circuits. In this paper full adder is introduced using MGDI technique. 2 bit comparator, full subtractor were …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575

Similar Documents

Publication Publication Date Title
Soni et al. Review on Modified Gate Diffusion Input Technique
Dhar et al. Design of an energy efficient, high speed, low power full subtractor using GDI technique
Balasubramanian et al. Low power digital design using modified GDI method
Moradi et al. Ultra low power full adder topologies
Kumar et al. A new low power single bit full adder design with 14 transistors using novel 3 transistors XOR gate
Devnath et al. An Energy-Efficient Full-Adder Design Using Pass-Transistor Logic
Mohanraj et al. SERF and modified SERF adders for ultra low power design techniques
Saji et al. GDI logic implementation of uniform sized CSLA architectures in 45 nm SOI technology
Yuan et al. Pass transistor with dual threshold voltage domino logic design using standby switch for reduced subthreshold leakage current
Gehlot et al. Analysis of proposed FinFET based full adder using CMOS logic style
Singh et al. An efficient full adder design using different logic styles
Devi et al. Design of full subtractor using DPL logic and MTCMOS technique to reduce the leakage current and area
Basak et al. Design and analysis of a robust, high speed, energy efficient 18 transistor 1-bit full adder cell, modified with the concept of MVT scheme
Kishor et al. A novel finfet based approach for the realization of ternary gates
Bikki et al. Analysis of low power feed through logic with leakage control technique
Maeen et al. On the design of low power 1-bit full adder cell
Mahaboobbasha et al. Low Area–High Speed–Energy EfficientOne Bit Full SubtractorWithMTCMOS
Pwint et al. Performance Analysis of Full Adder Using Different CMOS Technology
Agarwal et al. 4-Bit arithmetic logic unit that uses adjustable threshold pseudo-dynamic logic
Gupta et al. A GDI approach to various combinational logic circuits in CMOS Nano Technology
Singh et al. Design & Simulation of Half Adder Circuit Using AVL technique based on CMOS Technology
Haniotakis et al. Memory-less pipeline dynamic circuit design technique
Naveen et al. Low-Leakage full adder circuit using current comparison based domino logic
RoopaNandini et al. A Novel low power dynamic barrel shifter using footed diode domino logic
Ravindran et al. Efficiency and Speed Trade-Offs in 8-Bit CMOS Adders at 180nm: An In-Depth Examination