research-article

Threats on Logic Locking: A Decade Later

Authors:

Kimia Zamiri Azar,

Hadi Mardani Kamali,

Houman Homayoun,

Avesta SasanAuthors Info & Claims

GLSVLSI '19: Proceedings of the 2019 Great Lakes Symposium on VLSI

Pages 471 - 476

https://doi.org/10.1145/3299874.3319495

Published: 13 May 2019 Publication History

Abstract

To reduce the cost of ICs and to meet the market's demand, a considerable portion of manufacturing supply chain, including silicon fabrication, packaging and testing may be pushed offshore. Utilizing a global IC manufacturing supply chain, and inclusion of non-trusted parties in the supply chain has raised concerns over security and trust related challenges including those of overproduction, counterfeiting, IP piracy, and Hardware Trojans to name a few. To reduce the risk of IC manufacturing in an untrusted and globally distributed supply chain, the researchers have proposed various locking and obfuscation mechanisms for hiding the functionality of the ICs during the manufacturing, that requires the activation of the IP after fabrication using the key value(s) that is only known to the IP/IC owner. At the same time, many such proposed obfuscation and locking mechanisms are broken with attacks that exploit the inherent vulnerabilities in such solutions. The past decade of research in this area, has resulted in many such defense and attack solutions. In this paper, we review a decade of research on hardware obfuscation from an attacker perspective, elaborate on attack and defense lessons learned, and discuss future directions that could be exploited for building stronger defenses.

References

[1]

A. Baumgarten et al. 2010. Preventing IC piracy using reconfigurable logic barriers. IEEE Design & Test of Computers 27, 1 (2010), 66--75.

Digital Library

[2]

A. Chakraborty et al. 2018. TimingSAT: timing profile embedded SAT attack. In ICCAD. 6.

Digital Library

[3]

H. M. Kamali et al. 2018. LUT-lock: A novel LUT-based logic obfuscation for FPGA-bitstream and ASIC-hardware protection. In ISVLSI. 405--410.

[4]

H. M. Kamali et al. 2019. Full-Lock: Hard Distributions of SAT Instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks. In DAC. 6.

[5]

H. Zhou et al. 2017. CycSAT: SAT-based attack on cyclic logic encryptions. In ICCAD. 49--56.

Digital Library

[6]

J. Roy et al. 2010. Ending piracy of integrated circuits. Computer 43, 10 (2010), 30--38.

Digital Library

[7]

J. Rajendran et al. 2012. Security analysis of logic obfuscation. In DAC. 83--89.

Digital Library

[8]

J. Rajendran et al. 2015. Fault analysis-based logic encryption. IEEE Trans. on Comp. 64, 2 (2015), 410--424.

Digital Library

[9]

K. Shamsi et al. 2017. AppSAT: Approximately deobfuscating integrated circuits. In HOST. 95--100.

[10]

K. Shamsi et al. 2017. Cyclic obfuscation for creating sat-unresolvable circuits. In GLSVLSI. 173--178.

Digital Library

[11]

K. Shamsi et al. 2018. Cross-Lock: Dense Layout-Level Interconnect Locking using Cross-bar Architectures. In GLSVLSI. 147--152.

Digital Library

[12]

K. Z. Azar et al. 2019. SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks. IACR Trans. on CHES (TCHES) (2019), 97--122.

[13]

M. Li et al. 2017. Provably secure camouflaging strategy for IC protection. IEEE Trans. on CAD (TCAD) (2017).

Digital Library

[14]

M. Rostami et al. 2014. A primer on hardware security: Models, methods, and metrics. Proc. IEEE 102, 8 (2014), 1283--1295.

[15]

M. Yasin et al. 2016. SARLock: SAT Attack Resistant Logic Locking. In HOST. 236--241.

[16]

M. Yasin et. al. 2017. Provably-secure logic locking: From theory to practice. In ACM-CCS. 1601--1618.

Digital Library

[17]

M. Yasin et al. 2017. Removal attacks on logic locking and camouflaging techniques. IEEE Trans. on Emerging Topics in Computing 1 (2017), 1--1.

[18]

M. Yasin et al. 2017. Security analysis of anti-sat. In ASP-DAC. 342--347.

[19]

M. Yasin et al. 2017. What to lock? Functional and parametric locking. In GLSVLSI. 351--356.

Digital Library

[20]

P. Subramanyan et al. 2015. Evaluating the security of logic encryption algorithms. In HOST. 137--143.

[21]

P. Tuyls et al. 2006. Read-proof hardware from protective coatings. In CHES. 369--383.

Digital Library

[22]

S. Roshanisefat et al. 2018. Benchmarking the capabilities and limitations of SAT solvers in defeating obfuscation schemes. In IOLTS. 275--280.

[23]

S. Roshanisefat et al. 2018. SRCLock: SAT-Resistant Cyclic Logic Locking for Protecting the Hardware. In GLSVLSI. 153--158.

Digital Library

[24]

T. Winograd et al. 2016. Hybrid STT-CMOS designs for reverse-engineering prevention. In DAC. 6.

Digital Library

[25]

X. Xu et al. 2017. Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks. In CHES. 189--210.

[26]

Y. Shen et al. 2018. SAT-based bit-flipping attack on logic encryptions. In DATE. 629--632.

[27]

Y. Shen et al. 2019. BeSAT: behavioral SAT-based attack on cyclic logic encryption. In ASP-DAC. ACM, 657--662.

Digital Library

[28]

Y. Xie et al. 2017. Delay locking: Security enhancement of logic locking against ic counterfeiting and overproduction. In DAC. 9.

Digital Library

[29]

S. M. Plaza and I. L. Markov. 2015. Solving the third-shift problem in IC piracy with test-aware logic locking. IEEE Trans. on CAD (TCAD) 34, 6 (2015), 961--971.

Digital Library

[30]

Y. Shen and H. Zhou. 2017. Double dip: Re-evaluating security of logic encryption algorithms. In GLSVLSI. 179--184.

Digital Library

[31]

D. Sirone and P. Subramanyan. 2018. Functional Analysis Attacks on Logic Locking. arXiv preprint arXiv:1811.12088 (2018).

[32]

Y. Xie and A. Srivastava. 2016. Mitigating sat attack on logic locking. In CHES. 127--146.

[33]

A. yeh. 2012. Trends in the global IC design service market. DIGITIMES research (2012).

Cited By

Dhanam BMarichamy P(2024)Automated Hardware Security Evaluation Framework Using PSO and CNN for Optimizing Key Gate Placement and Enhanced Security Analysis2024 International Conference on Emerging Techniques in Computational Intelligence (ICETCI)10.1109/ICETCI62771.2024.10704194(418-425)Online publication date: 22-Aug-2024
https://doi.org/10.1109/ICETCI62771.2024.10704194
Tehranipoor MZamiri Azar KAsadizanjani NRahman FMardani Kamali HFarahmandi FTehranipoor MZamiri Azar KAsadizanjani NRahman FMardani Kamali HFarahmandi F(2024)Quantifiable Assurance in HardwareHardware Security10.1007/978-3-031-58687-3_1(1-52)Online publication date: 3-Apr-2024
https://doi.org/10.1007/978-3-031-58687-3_1
Dimitriou TAlhamdan K(2023)CENSOR: Privacy-preserving Obfuscation for Outsourcing SAT formulas2023 IEEE 22nd International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom)10.1109/TrustCom60117.2023.00147(1060-1067)Online publication date: 1-Nov-2023
https://doi.org/10.1109/TrustCom60117.2023.00147
Show More Cited By

Index Terms

Threats on Logic Locking: A Decade Later
1. Security and privacy
  1. Security in hardware
    1. Hardware reverse engineering
    2. Hardware security implementation

Recommendations

Provably-Secure Logic Locking: From Theory To Practice
CCS '17: Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security

Logic locking has been conceived as a promising proactive defense strategy against intellectual property (IP) piracy, counterfeiting, hardware Trojans, reverse engineering, and overbuilding attacks. Yet, various attacks that use a working chip as an ...
Boolean Domain Attack on Corrupt and Correct Based Logic Locking Techniques
GLSVLSI '24: Proceedings of the Great Lakes Symposium on VLSI 2024

Logic locking is a potential solution to prevent reverse engineering and integrated circuit (IC) counterfeiting from untrusted third parties within the IC supply chain. Among various techniques, corrupt and correct (CAC) based techniques offer strong ...
Robust and Attack Resilient Logic Locking with a High Application-Level Impact
Logic locking is a hardware security technique aimed at protecting intellectual property against security threats in the IC supply chain, especially those posed by untrusted fabrication facilities. Such techniques incorporate additional locking circuitry ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

GLSVLSI '19: Proceedings of the 2019 Great Lakes Symposium on VLSI

May 2019

562 pages

ISBN:9781450362528

DOI:10.1145/3299874

General Chairs:
Houman Homayoun
George Mason University, USA
,
Baris Taskin
Drexel University, USA
,
Program Chairs:
Tinoosh Mohsenin
UMBC, USA
,
Weisheng Zhao
Beihang University, China

Copyright © 2019 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 May 2019

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

GLSVLSI '19

Sponsor:

SIGDA

GLSVLSI '19: Great Lakes Symposium on VLSI 2019

May 9 - 11, 2019

VA, Tysons Corner, USA

Acceptance Rates

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

21
Total Citations
View Citations
425
Total Downloads

Downloads (Last 12 months)47
Downloads (Last 6 weeks)5

Reflects downloads up to 13 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Dhanam BMarichamy P(2024)Automated Hardware Security Evaluation Framework Using PSO and CNN for Optimizing Key Gate Placement and Enhanced Security Analysis2024 International Conference on Emerging Techniques in Computational Intelligence (ICETCI)10.1109/ICETCI62771.2024.10704194(418-425)Online publication date: 22-Aug-2024
https://doi.org/10.1109/ICETCI62771.2024.10704194
Tehranipoor MZamiri Azar KAsadizanjani NRahman FMardani Kamali HFarahmandi FTehranipoor MZamiri Azar KAsadizanjani NRahman FMardani Kamali HFarahmandi F(2024)Quantifiable Assurance in HardwareHardware Security10.1007/978-3-031-58687-3_1(1-52)Online publication date: 3-Apr-2024
https://doi.org/10.1007/978-3-031-58687-3_1
Dimitriou TAlhamdan K(2023)CENSOR: Privacy-preserving Obfuscation for Outsourcing SAT formulas2023 IEEE 22nd International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom)10.1109/TrustCom60117.2023.00147(1060-1067)Online publication date: 1-Nov-2023
https://doi.org/10.1109/TrustCom60117.2023.00147
Vega CSLPSK PBhunia S(2023)IOLock: An Input/Output Locking Scheme for Protection Against Reverse Engineering AttacksIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.333731032:2(347-360)Online publication date: 12-Dec-2023
https://dl.acm.org/doi/10.1109/TVLSI.2023.3337310
Perez TPagliarini S(2023)Hardware Trojan Insertion in Finalized Layouts: From Methodology to a Silicon DemonstrationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.322384642:7(2094-2107)Online publication date: 1-Jul-2023
https://dl.acm.org/doi/10.1109/TCAD.2022.3223846
Zamiri Azar KMardani Kamali HFarahmandi FTehranipoor MZamiri Azar KMardani Kamali HFarahmandi FTehranipoor M(2023)Impact of Satisfiability Solvers on Logic LockingUnderstanding Logic Locking10.1007/978-3-031-37989-5_7(131-154)Online publication date: 23-Sep-2023
https://doi.org/10.1007/978-3-031-37989-5_7
Zamiri Azar KMardani Kamali HFarahmandi FTehranipoor MZamiri Azar KMardani Kamali HFarahmandi FTehranipoor M(2023)Fundamentals of Logic LockingUnderstanding Logic Locking10.1007/978-3-031-37989-5_5(89-107)Online publication date: 26-Jun-2023
https://doi.org/10.1007/978-3-031-37989-5_5
Tehranipoor MNalla Anandakumar NFarahmandi FTehranipoor MAnandakumar NFarahmandi F(2023)Optical Probing Attack on Logic LockingHardware Security Training, Hands-on!10.1007/978-3-031-31034-8_14(259-271)Online publication date: 30-Jun-2023
https://doi.org/10.1007/978-3-031-31034-8_14
Hassan RKolhe GRafatirad SHomayoun HDinakarrao S(2022)A Neural Network-Based Cognitive Obfuscation Toward Enhanced Logic LockingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.313868641:11(4587-4599)Online publication date: 1-Nov-2022
https://dl.acm.org/doi/10.1109/TCAD.2021.3138686
Sisejkovic DMerchant FReimann LLeupers R(2022)Deceptive Logic Locking for Hardware Integrity Protection Against Machine Learning AttacksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.310027541:6(1716-1729)Online publication date: Jun-2022
https://doi.org/10.1109/TCAD.2021.3100275
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents