default search action
ASPLOS-XV, 2010: Pittsburgh, Pennsylvania, USA
- James C. Hoe, Vikram S. Adve:
Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2010, Pittsburgh, Pennsylvania, USA, March 13-17, 2010. ACM 2010, ISBN 978-1-60558-839-1 - Eric A. Brewer:
Technology for developing regions: Moore's law is not enough. 1-2
Novel architectures
- Engin Ipek, Jeremy Condit, Edmund B. Nightingale, Doug Burger, Thomas Moscibroda:
Dynamically replicated memory: building reliable systems from nanoscale resistive memories. 3-14 - Nevin Kirman, José F. Martínez
:
A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing. 15-28
Compilers and run-time systems
- Naveen Neelakantam, David R. Ditzel, Craig B. Zilles:
A real system evaluation of hardware atomicity for software speculation. 29-38 - Tim Harris, Sasa Tomic, Adrián Cristal
Dynamic filtering: multi-purpose architecture support for language runtime systems. 39-52
Parallel programming 1
- Tom Bergan, Owen Anderson, Joseph Devietti, Luis Ceze, Dan Grossman:
CoreDet: a compiler and runtime system for deterministic multithreaded execution. 53-64 - Arun Raman, Hanjun Kim
Speculative parallelization using software multi-threaded transactions. 65-76 - Dongyoon Lee
Respec: efficient online multiprocessor replayvia speculation and external determinism. 77-90
Scheduling in parallel systems
- Stijn Eyerman, Lieven Eeckhout:
Probabilistic job symbiosis modeling for SMT processor scheduling. 91-102 - Kai Shen:
Request behavior variations. 103-116 - Ryan Johnson, Radu Stoica, Anastasia Ailamaki, Todd C. Mowry:
Decoupling contention management from scheduling. 117-128 - Sergey Zhuravlev, Sergey Blagodurov, Alexandra Fedorova:
Addressing shared resource contention in multicore processors via scheduling. 129-142
Software reliability
- Ding Yuan, Haohui Mai, Weiwei Xiong, Lin Tan, Yuanyuan Zhou, Shankar Pasupathy:
SherLog: error diagnosis by connecting clues from run-time logs. 143-154 - Dasarath Weeratunge, Xiangyu Zhang, Suresh Jagannathan:
Analyzing multicore dumps to facilitate concurrency bug reproduction. 155-166 - Sebastian Burckhardt, Pravesh Kothari, Madanlal Musuvathi, Santosh Nagarakatte
A randomized scheduler with probabilistic guarantees of finding bugs. 167-178 - Wei Zhang, Chong Sun, Shan Lu
ConMem: detecting severe concurrency bugs through an effect-oriented approach. 179-192
Hardware power and energy
- Francisco J. Mesa-Martinez, Ehsan K. Ardestani, Jose Renau:
Characterizing processor thermal behavior. 193-204 - Ganesh Venkatesh, Jack Sampson, Nathan Goulding, Saturnino Garcia, Vladyslav Bryksin, Jose Lugo-Martinez
Conservation cores: reducing the energy of mature computations. 205-218 - Kshitij Sudan, Niladrish Chatterjee, David W. Nellans, Manu Awasthi, Rajeev Balasubramonian, Al Davis:
Micro-pages: increasing DRAM efficiency with locality-aware data placement. 219-230
Data centers
- Steven Pelley, David Meisner, Pooya Zandevakili, Thomas F. Wenisch, Jack Underwood:
Power routing: dynamic power provisioning in the data center. 231-242 - Faraz Ahmad, T. N. Vijaykumar:
Joint optimization of idle and cooling power in data centers while maintaining response time. 243-256
Hardware monitoring
- Michelle L. Goodstein, Evangelos Vlachos, Shimin Chen, Phillip B. Gibbons, Michael A. Kozuch, Todd C. Mowry:
Butterfly analysis: adapting dataflow analysis to dynamic parallel monitoring. 257-270 - Evangelos Vlachos, Michelle L. Goodstein, Michael A. Kozuch, Shimin Chen, Babak Falsafi, Phillip B. Gibbons, Todd C. Mowry:
ParaLog: enabling and accelerating online parallel monitoring of multithreaded applications. 271-284
Parallel programming 2
- Amir Hormati, Yoonseo Choi, Mark Woh, Manjunath Kudlur, Rodric M. Rabbah, Trevor N. Mudge, Scott A. Mahlke:
MacroSS: macro-SIMDization of streaming applications. 285-296 - Dong Hyuk Woo, Hsien-Hsin S. Lee:
COMPASS: a programmable data prefetcher using idle GPU shaders. 297-310 - Daniel Sánchez, Richard M. Yoo, Christos Kozyrakis:
Flexible architectural support for fine-grain scheduling. 311-322
Parallel memory systems
- Bogdan F. Romanescu, Alvin R. Lebeck, Daniel J. Sorin:
Specifying and dynamically verifying address translation-aware memory consistency. 323-334 - Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, Yale N. Patt:
Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. 335-346 - Isaac Gelado, Javier Cabezas, Nacho Navarro, John E. Stone
An asymmetric distributed shared memory model for heterogeneous parallel systems. 347-358 - Abhishek Bhattacharjee, Margaret Martonosi:
Inter-core cooperative TLB for chip multiprocessors. 359-370
Security and hardware reliability
- Ruirui C. Huang, Daniel Y. Deng, G. Edward Suh
Orthrus: efficient software integrity protection on multi-cores. 371-384 - Shuguang Feng, Shantanu Gupta, Amin Ansari, Scott A. Mahlke:
Shoestring: probabilistic soft error reliability on the cheap. 385-396 - Doe Hyun Yoon, Mattan Erez
Virtualized and flexible ECC for main memory. 397-408
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-21 20:18 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: