Cited By
View all- Olgun ABostanci FFrancisco de Oliveira Junior GTugrul YBera RYaglikci AHassan HErgin OMutlu O(2024)Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM ArchitectureACM Transactions on Architecture and Code Optimization10.1145/3673653Online publication date: 14-Jun-2024
- Alawneh TSharadqh AJarajreh MAlkasassbeh J(2023)A Hardware-Based Approach to Determine the Frequently Accessed DRAM Pages for Multi-Core Systems2023 IEEE Jordan International Joint Conference on Electrical Engineering and Information Technology (JEEIT)10.1109/JEEIT58638.2023.10185689(146-153)Online publication date: 22-May-2023
- Wei RLi CChen CSun GHe M(2021)Memory Access Optimization of a Neural Network Accelerator Based on Memory ControllerElectronics10.3390/electronics1004043810:4(438)Online publication date: 10-Feb-2021
- Show More Cited By