IJEART03109
IJEART03109
IJEART03109
30 www.ijeart.com
Implementation of Five Level H-Bridge Inverter with Less Number of Switches and Reduced Harmonics
To achieve the negative half voltage the switches S2, Figure 2.Shows the simulation circuit of conventional five
S3 will conduct. The current start from voltage source and Level H-Bridge inverter for RL-Load.
flow through the switch (S2) and through resistance and
switch (S3) and end with the voltage source.
Mode 5 Operation
31 www.ijeart.com
International Journal of Engineering and Advanced Research Technology (IJEART)
ISSN: 2454-9290, Volume-3, Issue-1, January 2017
Input Voltage Figure 6.Shows the simulation circuit of proposed five
Figure 3.Shows the DC Input voltage for the inverter Level H-bridge inverter for RL-Load.
Circuit
Output Voltage
Figure 4.Shows the output voltage across the RL- load.
Input Voltage
Figure 7.Shows the DC Input voltage for the inverter
circuit.
FFT Analysis
Figure 5. Shows FFT analysis for conventional five
levels H-Bridge inverter for RL Load was performed and the
Total Harmonic Distortion (THD) was found to be 21.56% at
the fundamental frequency 50 Hz
Output Voltage
Figure 8. Shows the output voltage across the RL-load
32 www.ijeart.com
Implementation of Five Level H-Bridge Inverter with Less Number of Switches and Reduced Harmonics
FIVE LEVEL MULTI TOTAL HARMONIC Pradeepa.K/Assistant Professor, EEE department, Vel
LEVEL INVERTER DISTORTION Tech, Chennai, India. Completed BE.,(EEE) in Rajalakshmi Engineering
Conventional Five Level College, Chennai and ME., (PED) in S.K.R Engineering College, Chennai.
Multilevel Inverter 21.56%
Proposed Five Level
Multilevel Inverter 11.80%
IV. CONCLUSION
Krishnan.S/Assistant Professor, EEE department, Jaya
Institute of Technology, Chennai, India. Completed BE.,(EEE) in T.J
Thus a cascaded multilevel inverter that utilizes less Institute of Technology, Chennai and ME.,(PED) in S.K.R Engineering
College, Chennai.
number of switches was implemented. With fewer switches,
controlling the overall circuit becomes less complex, the size
and installation area reduces and there is a decrease in the
overall THD. A five level inverter was simulated and its effect
on the harmonic spectrum was analyzed. The system was
simulated using MATLAB. The resulting system is used for
high voltage and high power applications, with the added Dhivyya Dharshinii.M /Assistant Professor, EEE
advantages of low switching stress and lower total harmonic department, Vel Tech, Chennai, India. Completed BE.,( EEE) in Vel Tech
Multi Tech, Chennai and ME.,( PED) in Rajalakshmi Engineering College,
distortion (THD), hence reducing the size and bulk of the Chennai.
passive filters.
REFERENCES
33 www.ijeart.com