KR100370480B1 - 반도체 패키지용 리드 프레임 - Google Patents
반도체 패키지용 리드 프레임 Download PDFInfo
- Publication number
- KR100370480B1 KR100370480B1 KR10-2000-0045486A KR20000045486A KR100370480B1 KR 100370480 B1 KR100370480 B1 KR 100370480B1 KR 20000045486 A KR20000045486 A KR 20000045486A KR 100370480 B1 KR100370480 B1 KR 100370480B1
- Authority
- KR
- South Korea
- Prior art keywords
- lead frame
- paddle
- semiconductor chip
- lead
- tie
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
Claims (1)
- 반도체 패키지용 리드 프레임으로서,반도체 칩이 밑면에 접착되는 중앙의 패들;상기 패들의 모서리로부터 하부를 향해 경사지게 연장된 타이-바;상기 각 타이-바의 단부에 연결되고, 상기 패들과 평행을 이루며, 밑면에는 돌출부를 갖는 리드; 및상기 반도체 칩의 본드 패드와 리드를 전기적으로 연결하며, 패들의 표면보다 위로 노출되지 않는 금속 와이어를 포함하는 것을 특징으로 하는 반도체 패키지용 리드 프레임.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2000-0045486A KR100370480B1 (ko) | 2000-08-05 | 2000-08-05 | 반도체 패키지용 리드 프레임 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2000-0045486A KR100370480B1 (ko) | 2000-08-05 | 2000-08-05 | 반도체 패키지용 리드 프레임 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20020012059A KR20020012059A (ko) | 2002-02-15 |
KR100370480B1 true KR100370480B1 (ko) | 2003-01-29 |
Family
ID=19681926
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-2000-0045486A KR100370480B1 (ko) | 2000-08-05 | 2000-08-05 | 반도체 패키지용 리드 프레임 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100370480B1 (ko) |
-
2000
- 2000-08-05 KR KR10-2000-0045486A patent/KR100370480B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR20020012059A (ko) | 2002-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7274088B2 (en) | Flip-chip semiconductor package with lead frame as chip carrier and fabrication method thereof | |
KR100260997B1 (ko) | 반도체패키지 | |
US6590281B2 (en) | Crack-preventive semiconductor package | |
US7728414B2 (en) | Lead frame and resin-encapsulated semiconductor device | |
JP3420057B2 (ja) | 樹脂封止型半導体装置 | |
US8093694B2 (en) | Method of manufacturing non-leaded integrated circuit package system having etched differential height lead structures | |
US7115441B2 (en) | Semiconductor package with semiconductor chips stacked therein and method of making the package | |
US7436049B2 (en) | Lead frame, semiconductor chip package using the lead frame, and method of manufacturing the semiconductor chip package | |
KR100369907B1 (ko) | 반도체 패키지와 그 반도체 패키지의 기판 실장 구조 및적층 구조 | |
KR19990024255U (ko) | 적층형 볼 그리드 어레이 패키지 | |
KR100370480B1 (ko) | 반도체 패키지용 리드 프레임 | |
KR100345163B1 (ko) | 볼 그리드 어레이 패키지 | |
KR100258607B1 (ko) | 리드 온 칩 타입의 칩 스케일 반도체 패키지 구조 및 제조방법 | |
KR100247641B1 (ko) | 적층형 볼 그리드 어레이 패키지 및 그의 제조방법 | |
KR100379092B1 (ko) | 반도체패키지 및 그 제조 방법 | |
KR100575859B1 (ko) | 볼 그리드 어레이 패키지 | |
KR20030055834A (ko) | 리드프레임을 이용하는 볼 그리드 어레이형 반도체 칩패키지와 적층 패키지 | |
JP3082562U (ja) | マルチーチップパッケージ | |
KR20000006787U (ko) | 멀티 칩 패키지 | |
KR100290783B1 (ko) | 반도체 패키지 | |
KR100557976B1 (ko) | 랜드 그리드 어레이 패키지 및 그 제조방법 | |
KR100876876B1 (ko) | 칩 스택 패키지 | |
KR20060005717A (ko) | 멀티 칩 패키지 | |
US20030037947A1 (en) | Chip scale package with a small surface mounting area | |
KR20020044988A (ko) | 칩스케일 패키지 및 웨이퍼 레벨에서의 칩스케일 패키지제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130117 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20140116 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20150121 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20160108 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20170111 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20180105 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20190108 Year of fee payment: 17 |
|
FPAY | Annual fee payment |
Payment date: 20200108 Year of fee payment: 18 |