Nothing Special   »   [go: up one dir, main page]

GB1434041A - Data input/output devices - Google Patents

Data input/output devices

Info

Publication number
GB1434041A
GB1434041A GB3167473A GB3167473A GB1434041A GB 1434041 A GB1434041 A GB 1434041A GB 3167473 A GB3167473 A GB 3167473A GB 3167473 A GB3167473 A GB 3167473A GB 1434041 A GB1434041 A GB 1434041A
Authority
GB
United Kingdom
Prior art keywords
peripheral
transfers
address
transfer
central unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB3167473A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of GB1434041A publication Critical patent/GB1434041A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)

Abstract

1434041 Input/output device SIEMENS AG 3 July 1973 [4 July 1972] 31674/73 Heading G4A [Also in Division H4] An input/output device is arranged to control data transfers between one or more peripheral devices and a central unit in response to channel commands, the device being arranged inresponse to the appropriate commands to derive main store addresses for the transfers from the command and to receive such addresses from the peripherals. The device is shown connected between peripheral PE (several may be provided with priority resolution of simultaneous requests) and central unit ZE. In "normal" operation the device controls data transfers between the peripheral and locations in store ASP addressed in response to channel commands provided by the central unit and loaded in register BFR. Block transfers are controlled by commands specifying a zone in store ASP, the current transfer address, stored in register ADRR, being incremented or decremented until the transfer is complete. The device also operates in response to an appropriate channel command to transfer data to and from store locations addressed by the peripheral(s), in one of two modes. In the first mode the peripheral sends a transfer request PA and a store address on line DE, the address being loaded in register ADRR and a bit R is set to indicate receipt of the address. The device then transfers the contents of the addressed location to the peripheral via line DA. The peripheral then sends a second request PA together with data on line DE which is loaded in the addressed location. The data sent by the peripheral may be that received from the central unit for error check purposes. In the second mode the peripheral sends a request PA, and address DE, and a direction of transfer signal. For transfers to the peripheral the device sends an acknowledgement together with the contents of the addressed location. For transfers to the central unit the peripheral sends a subsequent request PA together with the data which is loaded into the addressed store location. Modifications are mentioned in which each transfer of data or addresses may require several transfer operations and in which the addresses sent by the peripheral are treated as an index to be added to a base to give the actual address. Furthermore following a central unit to peripheral transfer the store address may be maintained valid for a series of peripheral to central unit transfers which require no further address but which occur in response to corresponding request and direction signals from the peripheral.
GB3167473A 1972-07-04 1973-07-03 Data input/output devices Expired GB1434041A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19722232801 DE2232801B2 (en) 1972-07-04 1972-07-04 Device for data transfer

Publications (1)

Publication Number Publication Date
GB1434041A true GB1434041A (en) 1976-04-28

Family

ID=5849670

Family Applications (1)

Application Number Title Priority Date Filing Date
GB3167473A Expired GB1434041A (en) 1972-07-04 1973-07-03 Data input/output devices

Country Status (8)

Country Link
JP (1) JPS4960138A (en)
BE (1) BE801912A (en)
DE (1) DE2232801B2 (en)
FR (1) FR2191770A5 (en)
GB (1) GB1434041A (en)
IT (1) IT990762B (en)
LU (1) LU67914A1 (en)
NL (1) NL7309350A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4403282A (en) 1978-01-23 1983-09-06 Data General Corporation Data processing system using a high speed data channel for providing direct memory access for block data transfers

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4403282A (en) 1978-01-23 1983-09-06 Data General Corporation Data processing system using a high speed data channel for providing direct memory access for block data transfers

Also Published As

Publication number Publication date
DE2232801B2 (en) 1975-03-20
JPS4960138A (en) 1974-06-11
DE2232801A1 (en) 1974-01-17
NL7309350A (en) 1974-01-08
LU67914A1 (en) 1974-01-18
IT990762B (en) 1975-07-10
BE801912A (en) 1974-01-04
FR2191770A5 (en) 1974-02-01

Similar Documents

Publication Publication Date Title
ATE184715T1 (en) NETWORK INTERFACE WITH INDEPENDENT BUFFER MANAGEMENT
KR900013402A (en) High speed bus with virtual memory data transfer capability
ES8609772A1 (en) System for controlling transfer of commands between processors.
US4593350A (en) Distributed processor with periodic data transfer from each memory to like addresses of all other memories
GB1264167A (en)
GB1434041A (en) Data input/output devices
JPH0130172B2 (en)
GB1400803A (en) Digital data transmission systems
US6070210A (en) Timing mode selection apparatus for handling both burst mode data and single mode data in a DMA transmission system
US5566350A (en) Information device for providing fast data transfer with minimum overhead
ES424940A1 (en) System for transfer of data between central units and controlled units
JPS57178533A (en) Data transmission controlling interface with memory
JPH03160550A (en) Endian converting system
EP0330110A3 (en) Direct memory access controller
KR950001929B1 (en) Interrepeat control device and its method of multi-stage tx/rx data
JPS57150017A (en) Direct memory access system
JPH02230345A (en) Inter-device communication/cache coincidence processing system
JPS6415856A (en) Direct memory access system
JPS55134426A (en) Input/output control system
JPH06103221A (en) Address arbitration circuit
JPS6459446A (en) Information processing system
JPS58154030A (en) Dma controlling system
KR960042391A (en) DM controller in high speed medium computer system
JPS5932025A (en) Bidirectional bus extending system
JPS61269443A (en) Polling controlling system

Legal Events

Date Code Title Description
CSNS Application of which complete specification have been accepted and published, but patent is not sealed