Nothing Special   »   [go: up one dir, main page]

AU2002236574A1 - Routing method and apparatus - Google Patents

Routing method and apparatus

Info

Publication number
AU2002236574A1
AU2002236574A1 AU2002236574A AU3657402A AU2002236574A1 AU 2002236574 A1 AU2002236574 A1 AU 2002236574A1 AU 2002236574 A AU2002236574 A AU 2002236574A AU 3657402 A AU3657402 A AU 3657402A AU 2002236574 A1 AU2002236574 A1 AU 2002236574A1
Authority
AU
Australia
Prior art keywords
routing method
routing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2002236574A
Other languages
English (en)
Inventor
Oscar Buset
Andrew Caldwell
Heng-Yi Chao
Jonathan A. Frankle
Etienne Jacques
Steven Teig
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cadence Design Systems Inc
Original Assignee
Simplex Solutions Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Simplex Solutions Inc filed Critical Simplex Solutions Inc
Publication of AU2002236574A1 publication Critical patent/AU2002236574A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B7/00—Recording or reproducing by optical means, e.g. recording using a thermal beam of optical radiation by modifying optical properties or the physical structure, reproducing using an optical beam at lower power by sensing optical properties; Record carriers therefor
    • G11B7/08—Disposition or mounting of heads or light sources relatively to record carriers
    • G11B7/085—Disposition or mounting of heads or light sources relatively to record carriers with provision for moving the light beam into, or out of, its operative position or across tracks, otherwise than during the transducing operation, e.g. for adjustment or preliminary positioning or track change or selection
    • G11B7/0857—Arrangements for mechanically moving the whole head
    • G11B7/08582—Sled-type positioners

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
AU2002236574A 2000-12-07 2001-12-06 Routing method and apparatus Abandoned AU2002236574A1 (en)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US32756700P 2000-12-07 2000-12-07
US60/327,567 2000-12-07
US32574801P 2001-01-19 2001-01-19
US60/325,748 2001-01-19
US31458001P 2001-08-23 2001-08-23
US60/314,580 2001-08-23
PCT/US2001/047016 WO2002046975A2 (en) 2000-12-07 2001-12-06 Routing method and apparatus

Publications (1)

Publication Number Publication Date
AU2002236574A1 true AU2002236574A1 (en) 2002-06-18

Family

ID=27405732

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2002236574A Abandoned AU2002236574A1 (en) 2000-12-07 2001-12-06 Routing method and apparatus

Country Status (7)

Country Link
US (1) US6957410B2 (zh)
EP (1) EP1415253A2 (zh)
JP (1) JP2005506588A (zh)
CN (1) CN1520565A (zh)
AU (1) AU2002236574A1 (zh)
TW (1) TW564359B (zh)
WO (1) WO2002046975A2 (zh)

Families Citing this family (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6898773B1 (en) * 2002-01-22 2005-05-24 Cadence Design Systems, Inc. Method and apparatus for producing multi-layer topological routes
US7080336B2 (en) * 2000-12-06 2006-07-18 Cadence Design Systems, Inc. Method and apparatus for computing placement costs
US7024650B2 (en) * 2000-12-06 2006-04-04 Cadence Design Systems, Inc. Method and apparatus for considering diagonal wiring in placement
AU2002233977A1 (en) * 2000-12-06 2002-06-18 Simplex Solutions, Inc. Method and apparatus for considering diagonal wiring in placement
US7003754B2 (en) * 2000-12-07 2006-02-21 Cadence Design Systems, Inc. Routing method and apparatus that use of diagonal routes
US7055120B2 (en) * 2000-12-06 2006-05-30 Cadence Design Systems, Inc. Method and apparatus for placing circuit modules
US6826737B2 (en) 2000-12-06 2004-11-30 Cadence Design Systems, Inc. Recursive partitioning placement method and apparatus
US7073150B2 (en) 2000-12-07 2006-07-04 Cadence Design Systems, Inc. Hierarchical routing method and apparatus that use diagonal routes
US6738960B2 (en) * 2001-01-19 2004-05-18 Cadence Design Systems, Inc. Method and apparatus for producing sub-optimal routes for a net by generating fake configurations
US6915501B2 (en) * 2001-01-19 2005-07-05 Cadence Design Systems, Inc. LP method and apparatus for identifying routes
US7398498B2 (en) 2001-08-23 2008-07-08 Cadence Design Systems, Inc. Method and apparatus for storing routes for groups of related net configurations
US6795958B2 (en) 2001-08-23 2004-09-21 Cadence Design Systems, Inc. Method and apparatus for generating routes for groups of related node configurations
US6745379B2 (en) 2001-08-23 2004-06-01 Cadence Design Systems, Inc. Method and apparatus for identifying propagation for routes with diagonal edges
US6931616B2 (en) * 2001-08-23 2005-08-16 Cadence Design Systems, Inc. Routing method and apparatus
US7058913B1 (en) 2001-09-06 2006-06-06 Cadence Design Systems, Inc. Analytical placement method and apparatus
US7624367B2 (en) 2002-11-18 2009-11-24 Cadence Design Systems, Inc. Method and system for routing
US7047513B2 (en) 2002-11-18 2006-05-16 Cadence Design Systems, Inc. Method and apparatus for searching for a three-dimensional global path
US7480885B2 (en) 2002-11-18 2009-01-20 Cadence Design Systems, Inc. Method and apparatus for routing with independent goals on different layers
US6988257B2 (en) * 2002-11-18 2006-01-17 Cadence Design Systems, Inc. Method and apparatus for routing
US7013445B1 (en) 2002-12-31 2006-03-14 Cadence Design Systems, Inc. Post processor for optimizing manhattan integrated circuits placements into non manhattan placements
US6912704B1 (en) * 2002-12-31 2005-06-28 Adence Design Systems, Inc. Method and system for floor planning non Manhattan semiconductor integrated circuits
US7096445B1 (en) * 2003-01-14 2006-08-22 Cadence Design Systems, Inc. Non-orthogonal structures and space tiles for layout, placement, and routing of an integrated circuit
US7676781B1 (en) * 2003-01-14 2010-03-09 Cadence Design Systems, Inc. Method and mechanism for implementing a minimum spanning tree
JP4245418B2 (ja) * 2003-06-25 2009-03-25 富士通マイクロエレクトロニクス株式会社 斜め方向配線を有する半導体集積回路装置及びそのレイアウト方法
US7243313B1 (en) * 2003-11-24 2007-07-10 Cadence Design Systems, Inc. System and method for reducing the size of RC circuits
US7448012B1 (en) * 2004-04-21 2008-11-04 Qi-De Qian Methods and system for improving integrated circuit layout
US7707537B2 (en) * 2004-06-04 2010-04-27 Cadence Design Systems, Inc. Method and apparatus for generating layout regions with local preferred directions
JP2006227762A (ja) * 2005-02-15 2006-08-31 Nec Electronics Corp 半導体集積回路の設計方法、および半導体集積回路の設計装置
US8250514B1 (en) * 2006-07-13 2012-08-21 Cadence Design Systems, Inc. Localized routing direction
CN100428253C (zh) * 2006-12-08 2008-10-22 清华大学 基于多步长迷宫算法的模拟集成电路自动布线方法
US8732625B2 (en) 2007-06-04 2014-05-20 Asml Netherlands B.V. Methods for performing model-based lithography guided layout design
JP2010003712A (ja) * 2007-08-09 2010-01-07 Renesas Technology Corp 半導体装置、半導体装置の配置配線方法、及びデータ処理システム
US9779186B2 (en) 2007-08-28 2017-10-03 Asml Netherlands B.V. Methods for performing model-based lithography guided layout design
CN101320707B (zh) * 2008-05-19 2010-06-09 深圳市国微电子股份有限公司 结构化专用集成电路设置和生产方法
TWI399659B (zh) * 2009-06-25 2013-06-21 Univ Nat Chiao Tung Designed for Chip Design and Chip Products Designed for Chip Packaging and Board Design
CN102054068B (zh) * 2009-10-30 2014-06-18 新思科技(上海)有限公司 芯片设计中的线网分配方法与装置
TWI456422B (zh) * 2009-12-30 2014-10-11 Synopsys Inc 後繞線佈局之微影熱點之更正方法及系統
TWI455047B (zh) * 2010-04-01 2014-10-01 Hon Hai Prec Ind Co Ltd 產品輪廓制程能力驗證系統及方法
TWI468966B (zh) * 2012-09-28 2015-01-11 Cte Tech Corp 電線束的製品工程設計系統及其方法
JP6107412B2 (ja) * 2013-05-22 2017-04-05 富士通株式会社 シミュレーション方法、シミュレーション装置及びシミュレーションプログラム
TWI492082B (zh) * 2013-09-27 2015-07-11 英業達股份有限公司 佈線方法
US9337146B1 (en) * 2015-01-30 2016-05-10 Qualcomm Incorporated Three-dimensional integrated circuit stack
CN106934083B (zh) * 2015-12-30 2020-07-21 小米科技有限责任公司 电路设计方法和装置
US9953234B2 (en) * 2016-09-16 2018-04-24 Ingersoll-Rand Company Compressor conduit layout system
CN109726841B (zh) * 2017-10-27 2022-02-01 北京京东乾石科技有限公司 基于无人仓的agv路径计算方法及agv行驶路径控制方法
CN108846174B (zh) * 2018-05-29 2021-03-02 珠海格力电器股份有限公司 布线方法、装置、计算机设备和存储介质
CN110096823B (zh) * 2019-05-08 2022-10-04 深圳职业技术学院 基于二进制编码的数字集成电路布线方法及终端设备
CN110941940B (zh) * 2019-12-04 2023-06-13 杭州广立微电子股份有限公司 一种基于碰撞检测的3d绕线方法、存储设备和系统
CN111291525B (zh) * 2020-02-17 2022-04-08 福州大学 考虑总线和非总线线网的层分配方法
TWI729920B (zh) * 2020-08-21 2021-06-01 伊斯酷軟體科技股份有限公司 為一印刷電路板產生一成型路徑之裝置、方法及其電腦程式產品
CN112487626B (zh) * 2020-11-23 2024-02-27 阳光新能源开发股份有限公司 光伏电站布线方法和装置
CN112632899B (zh) * 2020-12-30 2022-05-24 上海华大九天信息科技有限公司 一种均衡电阻的布线方法
US11901286B2 (en) * 2021-01-28 2024-02-13 Taiwan Semiconductor Manufacturing Company, Ltd. Diagonal via pattern and method
US11501052B1 (en) * 2021-05-27 2022-11-15 Taiwan Semiconductor Manufacturing Company, Ltd Conductor scheme selection and track planning for mixed-diagonal-Manhattan routing
CN113486624B (zh) * 2021-07-01 2024-01-12 研祥智慧物联科技有限公司 实现pcb走线自动等间距的方法、装置及电子设备
CN115310399B (zh) * 2022-08-28 2024-06-21 上海华大九天信息科技有限公司 集成电路版图中基于总线拓扑模式进行布线的方法
CN116050342B (zh) * 2022-11-08 2024-08-13 深圳量旋科技有限公司 量子电路的布线方法、布线装置、存储介质和计算机设备

Family Cites Families (117)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US1001915A (en) * 1910-03-15 1911-08-29 Stora Kopparbergs Bergslags Ab Electric furnace.
JPS59198733A (ja) * 1983-04-26 1984-11-10 Mitsubishi Electric Corp 半導体集積回路装置
US4593363A (en) * 1983-08-12 1986-06-03 International Business Machines Corporation Simultaneous placement and wiring for VLSI chips
US4615011A (en) * 1983-12-19 1986-09-30 Ibm Iterative method for establishing connections and resulting product
US4777606A (en) * 1986-06-05 1988-10-11 Northern Telecom Limited Method for deriving an interconnection route between elements in an interconnection medium
JPS63225869A (ja) * 1986-10-09 1988-09-20 Nec Corp 配線経路探索方式
US5097422A (en) * 1986-10-10 1992-03-17 Cascade Design Automation Corporation Method and apparatus for designing integrated circuits
US4782193A (en) 1987-09-25 1988-11-01 Ibm Corp. Polygonal wiring for improved package performance
JPH04501475A (ja) 1988-11-02 1992-03-12 シーメンス アクチエンゲゼルシヤフト 保持体上にモジュールを配置するための方法
US5224057A (en) * 1989-02-28 1993-06-29 Kabushiki Kaisha Toshiba Arrangement method for logic cells in semiconductor IC device
US5251147A (en) 1989-06-20 1993-10-05 Digital Equipment Corporation Minimizing the interconnection cost of electronically linked objects
JPH03188650A (ja) 1989-12-18 1991-08-16 Hitachi Ltd 配線経路処理方法、配線経路処理システム、及び半導体集積回路
US5598344A (en) * 1990-04-06 1997-01-28 Lsi Logic Corporation Method and system for creating, validating, and scaling structural description of electronic device
US5634093A (en) * 1991-01-30 1997-05-27 Kabushiki Kaisha Toshiba Method and CAD system for designing wiring patterns using predetermined rules
JP2966972B2 (ja) * 1991-07-05 1999-10-25 株式会社日立製作所 半導体チップキャリアとそれを実装したモジュール及びそれを組み込んだ電子機器
JP2759573B2 (ja) * 1992-01-23 1998-05-28 株式会社日立製作所 回路基板の配線パターン決定方法
US5532934A (en) * 1992-07-17 1996-07-02 Lsi Logic Corporation Floorplanning technique using multi-partitioning based on a partition cost factor for non-square shaped partitions
US5360948A (en) 1992-08-14 1994-11-01 Ncr Corporation Via programming for multichip modules
US5618744A (en) * 1992-09-22 1997-04-08 Fujitsu Ltd. Manufacturing method and apparatus of a semiconductor integrated circuit device
FR2702595B1 (fr) * 1993-03-11 1996-05-24 Toshiba Kk Structure de câblage multicouche.
JP2815281B2 (ja) * 1993-04-19 1998-10-27 株式会社ピーエフユー デジタル回路設計支援システムおよびその方法
US5566078A (en) 1993-05-26 1996-10-15 Lsi Logic Corporation Integrated circuit cell placement using optimization-driven clustering
WO1995020197A1 (en) * 1994-01-25 1995-07-27 Advantage Logic, Inc. Apparatus and method for partitioning resources for interconnections
US6155725A (en) 1994-04-19 2000-12-05 Lsi Logic Corporation Cell placement representation and transposition for integrated circuit physical design automation system
US5914887A (en) * 1994-04-19 1999-06-22 Lsi Logic Corporation Congestion based cost factor computing apparatus for integrated circuit physical design automation system
US5495419A (en) * 1994-04-19 1996-02-27 Lsi Logic Corporation Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing
JP2687879B2 (ja) * 1994-05-26 1997-12-08 日本電気株式会社 自動配線方法
JP3113153B2 (ja) * 1994-07-26 2000-11-27 株式会社東芝 多層配線構造の半導体装置
JPH0851159A (ja) * 1994-08-05 1996-02-20 Mitsubishi Electric Corp 半導体集積回路
US5587923A (en) 1994-09-07 1996-12-24 Lsi Logic Corporation Method for estimating routability and congestion in a cell placement for integrated circuit chip
JP3410829B2 (ja) * 1994-09-16 2003-05-26 株式会社東芝 Ｍｏｓゲート型半導体装置
US5777360A (en) * 1994-11-02 1998-07-07 Lsi Logic Corporation Hexagonal field programmable gate array architecture
US5742086A (en) 1994-11-02 1998-04-21 Lsi Logic Corporation Hexagonal DRAM array
US5811863A (en) * 1994-11-02 1998-09-22 Lsi Logic Corporation Transistors having dynamically adjustable characteristics
US5973376A (en) 1994-11-02 1999-10-26 Lsi Logic Corporation Architecture having diamond shaped or parallelogram shaped cells
US5578840A (en) 1994-11-02 1996-11-26 Lis Logic Corporation Microelectronic integrated circuit structure and method using three directional interconnect routing based on hexagonal geometry
US6407434B1 (en) * 1994-11-02 2002-06-18 Lsi Logic Corporation Hexagonal architecture
US5889329A (en) * 1994-11-02 1999-03-30 Lsi Logic Corporation Tri-directional interconnect architecture for SRAM
US5822214A (en) 1994-11-02 1998-10-13 Lsi Logic Corporation CAD for hexagonal architecture
US6251758B1 (en) * 1994-11-14 2001-06-26 Applied Materials, Inc. Construction of a film on a semiconductor wafer
JP3351651B2 (ja) * 1995-04-07 2002-12-03 富士通株式会社 会話型回路設計装置
US5650653A (en) * 1995-05-10 1997-07-22 Lsi Logic Corporation Microelectronic integrated circuit including triangular CMOS "nand" gate device
US5981384A (en) * 1995-08-14 1999-11-09 Micron Technology, Inc. Method of intermetal dielectric planarization by metal features layout modification
US5637920A (en) * 1995-10-04 1997-06-10 Lsi Logic Corporation High contact density ball grid array package for flip-chips
US5757656A (en) * 1995-12-20 1998-05-26 Mentor Graphics Method for routing breakouts
US5742066A (en) * 1996-02-08 1998-04-21 Bright Solutions, Inc. Light source for use in leak detection in heating, ventilating, and air conditioning systems that utilize environmentally-safe materials
US6226560B1 (en) * 1996-03-04 2001-05-01 International Business Machines Corporation Method and apparatus for optimizing the path of a physical wire
US5663891A (en) * 1996-04-03 1997-09-02 Cadence Design Systems, Inc. Optimization of multiple performance criteria of integrated circuits by expanding a constraint graph with subgraphs derived from multiple PWL convex cost functions
US5838583A (en) 1996-04-12 1998-11-17 Cadence Design Systems, Inc. Optimized placement and routing of datapaths
US5798936A (en) * 1996-06-21 1998-08-25 Avant| Corporation Congestion-driven placement method and computer-implemented integrated-circuit design tool
US6067409A (en) * 1996-06-28 2000-05-23 Lsi Logic Corporation Advanced modular cell placement system
US5838978A (en) * 1996-10-09 1998-11-17 Hewlett-Packard Company System and method of using annotations to optimize dynamically translated code in the presence of signals
US6035108A (en) 1996-10-17 2000-03-07 Nec Corporation Figure layout compaction method and compaction device
US6150193A (en) 1996-10-31 2000-11-21 Amkor Technology, Inc. RF shielded device
US6209123B1 (en) * 1996-11-01 2001-03-27 Motorola, Inc. Methods of placing transistors in a circuit layout and semiconductor device with automatically placed transistors
US5980093A (en) 1996-12-04 1999-11-09 Lsi Logic Corporation Integrated circuit layout routing using multiprocessing
US5898597A (en) * 1997-02-11 1999-04-27 Lsi Logic Corporation Integrated circuit floor plan optimization system
JP3063828B2 (ja) * 1997-03-27 2000-07-12 日本電気株式会社 集積回路の自動概略配線方法
US6096092A (en) * 1997-04-07 2000-08-01 Matsushita Electric Industrial Co., Ltd. Automatic synthesizing method for logic circuits
US6068662A (en) * 1997-08-06 2000-05-30 Lsi Logig Corporation Method and apparatus for congestion removal
US6070108A (en) * 1997-08-06 2000-05-30 Lsi Logic Corporation Method and apparatus for congestion driven placement
US6123736A (en) * 1997-08-06 2000-09-26 Lsi Logic Corporation Method and apparatus for horizontal congestion removal
US6058254A (en) * 1997-08-06 2000-05-02 Lsi Logic Corporation Method and apparatus for vertical congestion removal
US6330707B1 (en) 1997-09-29 2001-12-11 Matsushita Electric Industrial Co., Ltd. Automatic routing method
JP4128251B2 (ja) * 1997-10-23 2008-07-30 富士通株式会社 配線密度予測方法およびセル配置装置
US6128767A (en) 1997-10-30 2000-10-03 Chapman; David C. Polygon representation in an integrated circuit layout
US6134702A (en) 1997-12-16 2000-10-17 Lsi Logic Corporation Physical design automation system and process for designing integrated circuit chips using multiway partitioning with constraints
US6249902B1 (en) * 1998-01-09 2001-06-19 Silicon Perspective Corporation Design hierarchy-based placement
US6286128B1 (en) * 1998-02-11 2001-09-04 Monterey Design Systems, Inc. Method for design optimization using logical and physical information
JP3120838B2 (ja) 1998-03-24 2000-12-25 日本電気株式会社 図形レイアウト圧縮システム及び図形レイアウト圧縮方法
JP3070679B2 (ja) * 1998-03-24 2000-07-31 日本電気株式会社 図形レイアウト圧縮システム及び図形レイアウト圧縮方法
US6324674B2 (en) 1998-04-17 2001-11-27 Lsi Logic Corporation Method and apparatus for parallel simultaneous global and detail routing
US6175950B1 (en) * 1998-04-17 2001-01-16 Lsi Logic Corporation Method and apparatus for hierarchical global routing descend
US6289495B1 (en) * 1998-04-17 2001-09-11 Lsi Logic Corporation Method and apparatus for local optimization of the global routing
US6230306B1 (en) * 1998-04-17 2001-05-08 Lsi Logic Corporation Method and apparatus for minimization of process defects while routing
US6247167B1 (en) * 1998-04-17 2001-06-12 Lsi Logic Corporation Method and apparatus for parallel Steiner tree routing
US6253363B1 (en) * 1998-04-17 2001-06-26 Lsi Logic Corporation Net routing using basis element decomposition
US6175947B1 (en) * 1998-04-20 2001-01-16 International Business Machines Corporation Method of extracting 3-D capacitance and inductance parasitics in sub-micron VLSI chip designs using pattern recognition and parameterization
JP3564295B2 (ja) 1998-05-22 2004-09-08 富士通株式会社 セル配置装置及び方法並びにセル配置プログラムを記録したコンピュータ読取り可能な記録媒体
US6442743B1 (en) * 1998-06-12 2002-08-27 Monterey Design Systems Placement method for integrated circuit design using topo-clustering
US6262487B1 (en) * 1998-06-23 2001-07-17 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device, semiconductor integrated circuit wiring method, and cell arranging method
US6412102B1 (en) * 1998-07-22 2002-06-25 Lsi Logic Corporation Wire routing optimization
US6036108A (en) * 1998-07-23 2000-03-14 Bobson Hygiene International Inc. Automatic liquid spraying device
US6307256B1 (en) 1998-10-26 2001-10-23 Apack Technologies Inc. Semiconductor package with a stacked chip on a leadframe
US6324675B1 (en) 1998-12-18 2001-11-27 Synopsys, Inc. Efficient iterative, gridless, cost-based fine router for computer controlled integrated circuit design
JP4227304B2 (ja) * 1998-12-22 2009-02-18 富士通株式会社 概略配線方法及び装置並びに概略配線プログラムを格納した記録媒体
JP3077757B2 (ja) * 1999-02-02 2000-08-14 日本電気株式会社 レイアウトコンパクション方法及びレイアウトコンパクション装置
US6295634B1 (en) * 1999-04-02 2001-09-25 International Business Machines Corporation Wiring design apparatus, wiring determination apparatus and methods thereof
US6327693B1 (en) 1999-04-08 2001-12-04 Chung-Kuan Cheng Interconnect delay driven placement and routing of an integrated circuit design
JP2001024153A (ja) 1999-07-06 2001-01-26 Mitsubishi Electric Corp 集積回路装置におけるセルの配置方法
US6415422B1 (en) * 1999-09-17 2002-07-02 International Business Machines Corporation Method and system for performing capacitance estimations on an integrated circuit design routed by a global routing tool
US6405358B1 (en) * 1999-10-08 2002-06-11 Agilent Technologies, Inc. Method for estimating and displaying wiring congestion
JP2001127246A (ja) 1999-10-29 2001-05-11 Fujitsu Ltd 半導体装置
JP3822009B2 (ja) * 1999-11-17 2006-09-13 株式会社東芝 自動設計方法、露光用マスクセット、半導体集積回路装置、半導体集積回路装置の製造方法、および自動設計プログラムを記録した記録媒体
US6280179B1 (en) * 1999-11-29 2001-08-28 Honeywell International Inc. Over temperature limiting scheme by reducing gas pressure
US6401234B1 (en) * 1999-12-17 2002-06-04 International Business Machines Corporation Method and system for re-routing interconnects within an integrated circuit design having blockages and bays
US6446245B1 (en) * 2000-01-05 2002-09-03 Sun Microsystems, Inc. Method and apparatus for performing power routing in ASIC design
JP3548070B2 (ja) 2000-01-26 2004-07-28 インターナショナル・ビジネス・マシーンズ・コーポレーション 多端子ネットを自動的に発生する方法及び装置並びに多端子ネット自動発生方法を実行するためのプログラムを記憶したプログラム記憶媒体
US6519751B2 (en) * 2000-03-31 2003-02-11 Intel Corporation Method and apparatus for accurate crosspoint allocation in VLSI area routing
US6473891B1 (en) 2000-05-03 2002-10-29 Lsi Logic Corporation Wire routing to control skew
US6543043B1 (en) * 2000-06-01 2003-04-01 Cadence Design Systems, Inc. Inter-region constraint-based router for use in electronic design automation
US6567967B2 (en) * 2000-09-06 2003-05-20 Monterey Design Systems, Inc. Method for designing large standard-cell base integrated circuits
US6826737B2 (en) * 2000-12-06 2004-11-30 Cadence Design Systems, Inc. Recursive partitioning placement method and apparatus
US7003754B2 (en) * 2000-12-07 2006-02-21 Cadence Design Systems, Inc. Routing method and apparatus that use of diagonal routes
US7024650B2 (en) * 2000-12-06 2006-04-04 Cadence Design Systems, Inc. Method and apparatus for considering diagonal wiring in placement
US7055120B2 (en) * 2000-12-06 2006-05-30 Cadence Design Systems, Inc. Method and apparatus for placing circuit modules
US6516455B1 (en) * 2000-12-06 2003-02-04 Cadence Design Systems, Inc. Partitioning placement method using diagonal cutlines
US7073150B2 (en) * 2000-12-07 2006-07-04 Cadence Design Systems, Inc. Hierarchical routing method and apparatus that use diagonal routes
US6738960B2 (en) * 2001-01-19 2004-05-18 Cadence Design Systems, Inc. Method and apparatus for producing sub-optimal routes for a net by generating fake configurations
TW509879B (en) 2001-01-29 2002-11-11 Silicon Integrated Sys Corp Method and apparatus for minimizing the idle time of a graphics engine by using rendering control before flipping frame buffer
US6480991B1 (en) 2001-04-11 2002-11-12 International Business Machines Corporation Timing-driven global placement based on geometry-aware timing budgets
JP2002312414A (ja) * 2001-04-13 2002-10-25 Toshiba Corp 半導体集積回路装置のレイアウト設計システム、配線設計方法、配線設計プログラム及び半導体集積回路装置の製造方法
US7398498B2 (en) * 2001-08-23 2008-07-08 Cadence Design Systems, Inc. Method and apparatus for storing routes for groups of related net configurations
US7143382B2 (en) * 2001-08-23 2006-11-28 Cadence Design Systems, Inc. Method and apparatus for storing routes
US6795958B2 (en) * 2001-08-23 2004-09-21 Cadence Design Systems, Inc. Method and apparatus for generating routes for groups of related node configurations
US6745379B2 (en) * 2001-08-23 2004-06-01 Cadence Design Systems, Inc. Method and apparatus for identifying propagation for routes with diagonal edges
US6618849B2 (en) * 2001-08-23 2003-09-09 Cadence Design Systems, Inc. Method and apparatus for identifying routes for nets

Also Published As

Publication number Publication date
EP1415253A2 (en) 2004-05-06
US20020147958A1 (en) 2002-10-10
WO2002046975A2 (en) 2002-06-13
WO2002046975A9 (en) 2004-05-27
CN1520565A (zh) 2004-08-11
US6957410B2 (en) 2005-10-18
WO2002046975A3 (en) 2004-02-19
TW564359B (en) 2003-12-01
JP2005506588A (ja) 2005-03-03

Similar Documents

Publication Publication Date Title
AU2002236574A1 (en) Routing method and apparatus
AU2001263028A1 (en) Stream-cipher method and apparatus
AU2001264771A1 (en) Well reference apparatus and method
AU2001256933A1 (en) Apparatus and method
AU2001247753A1 (en) Method and apparatus for integrated-battery devices
AUPR157300A0 (en) An apparatus and method (bin03)
AU2001292081A1 (en) Ticketing apparatus and method
AUPR157600A0 (en) An apparatus and method (bin04)
AU2002350109A1 (en) Methods and apparatus for cryo-therapy
AUPR157400A0 (en) An apparatus and method (bin01)
AU2001292554A1 (en) Apparatus having adjustable operational modes and method therefore
AU2001286419A1 (en) Endourethral device and method
AU2002214667A1 (en) System and method for rapid telepositioning
AU2001275979A1 (en) Compliant apparatus and method
AU2002222639A1 (en) Processing method and processing apparatus
AU2001279850A1 (en) Method and arrangement for studsystem
AU2002360593A1 (en) Method and apparatus for nano-sensing
AU2002219222A1 (en) Device and method for changing lines
AU2002212442A1 (en) Communications apparatus and method
AU2001242135A1 (en) Pervaporation apparatus and method
AU2002223092A1 (en) Pigging method and apparatus
AU2002223874A1 (en) Fabrication apparatus and method
AU2000239097A1 (en) Manufacturing apparatus and method
AU2001277247A1 (en) Electrophoresis apparatus and method
AU2002216199A1 (en) Positioning apparatus and method