Nothing Special   »   [go: up one dir, main page]

Penny et al., 2020 - Google Patents

Low-power and memory-aware approximate hardware architecture for fractional motion estimation interpolation on HEVC

Penny et al., 2020

View PDF
Document ID
2629400345226362
Author
Penny W
Correa G
Agostini L
Palomino D
Porto M
Nazar G
Zatt B
Publication year
Publication venue
2020 IEEE International Symposium on Circuits and Systems (ISCAS)

External Links

Snippet

Nowadays, current video coding standards like the High Efficiency Video Coding (HEVC) implement several complex coding tools, like the Fractional Motion Estimation (FME). An alternative to improve performance and save power is allying the hardware acceleration with …
Continue reading at confcats-event-sessions.s3.amazonaws.com (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/134—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or criterion affecting or controlling the adaptive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
    • H04N19/51—Motion estimation or motion compensation

Similar Documents

Publication Publication Date Title
Chen et al. Analysis and architecture design of variable block-size motion estimation for H. 264/AVC
Silveira et al. Power-efficient sum of absolute differences hardware architecture using adder compressors for integer motion estimation design
Penny et al. Low-power and memory-aware approximate hardware architecture for fractional motion estimation interpolation on HEVC
Guo et al. An optimized MC interpolation architecture for HEVC
Lan et al. Low-power and high-speed VLSI architecture for lifting-based forward and inverse wavelet transform
Yin et al. A hardware-efficient multi-resolution block matching algorithm and its VLSI architecture for high definition MPEG-like video encoders
Min et al. A fully pipelined hardware architecture for intra prediction of HEVC
Xu et al. A power-efficient and self-adaptive prediction engine for H. 264/AVC decoding
Meng A wireless portable video-on-demand system
Kalali et al. An approximate HEVC intra angular prediction hardware
Penny et al. Power-efficient and memory-aware approximate hardware design for HEVC fme interpolator
Hwangbo et al. A multitransform architecture for H. 264/AVC high-profile coders
Seidel et al. Coding-and energy-efficient FME hardware design
Muñoz et al. Hardware design for the affine motion compensation of the vvc standard
Gordon et al. Design of a low power video decompression chip set for portable applications
Jridi et al. Optimized Architecture Using a Novel Subexpression Elimination on Loeffler Algorithm for DCT‐Based Image Compression
Baldev et al. A directional and scalable streaming deblocking filter hardware architecture for HEVC decoder
Wu et al. Indexed color history many-core engines for display stream compression decoders
Nagaraju et al. Design and implementation of an efficient mixed parallel-pipeline SAD architecture for HEVC motion estimation
Dinh et al. Hardware-efficient and high-speed integer motion estimation architecture for HEVC
Doan et al. Multi-asip based parallel and scalable implementation of motion estimation kernel for high definition videos
Lienhart et al. An FPGA-based video compressor for H. 263 compatible bit streams
Huang et al. Very-large-scale integration design of a low-power and cost-effective context-based adaptive variable length coding decoder for H. 264/AVC portable applications
Muñoz et al. 4K UHD@ 60fps Design For The VVC Affine Motion Estimation Reconstructor
Yin et al. Buffer structure optimized VLSI architecture for efficient hierarchical integer pixel motion estimation implementation