Nothing Special   »   [go: up one dir, main page]

Silveira et al., 2017 - Google Patents

Power-efficient sum of absolute differences hardware architecture using adder compressors for integer motion estimation design

Silveira et al., 2017

Document ID
15554630323030711373
Author
Silveira B
Paim G
Abreu B
Grellert M
Diniz C
da Costa E
Bampi S
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

Sum of absolute differences (SAD) calculation is one of the most time-consuming operations of video encoders compatible with the high efficiency video coding standard. SAD hardware architectures employ an adder tree to accumulate the coefficients from absolute difference …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
    • H04N19/51—Motion estimation or motion compensation
    • H04N19/513—Processing of motion vectors
    • H04N19/517—Processing of motion vectors by encoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation

Similar Documents

Publication Publication Date Title
Silveira et al. Power-efficient sum of absolute differences hardware architecture using adder compressors for integer motion estimation design
El-Harouni et al. Embracing approximate computing for energy-efficient motion estimation in high efficiency video coding
Chen et al. Analysis and architecture design of variable block-size motion estimation for H. 264/AVC
August et al. Low power design of DCT and IDCT for low bit rate video codecs
Liu et al. HDTV1080p H. 264/AVC encoder chip design and performance analysis
Walter et al. Synthesis and comparison of low-power high-throughput architectures for SAD calculation
Chang et al. A dynamic quality-adjustable H. 264 video encoder for power-aware video applications
Azgin et al. A computation and energy reduction technique for HEVC intra prediction
Seidel et al. Energy-efficient Hadamard-based SATD hardware architectures through calculation reuse
Paim et al. Exploring high-order adder compressors for power reduction in sum of absolute differences architectures for real-time UHD video encoding
Hwangbo et al. A multitransform architecture for H. 264/AVC high-profile coders
Shahid et al. Parallel H. 264/AVC fast rate-distortion optimized motion estimation by using a graphics processing unit and dedicated hardware
Silveira et al. Using adder and subtractor compressors to sum of absolute transformed differences architecture for low-power video encoding
Paim et al. Bridging the gap between voltage over-scaling and joint hardware accelerator-algorithm closed-loop
Seidel et al. Coding-and energy-efficient FME hardware design
Porto et al. Fast and energy-efficient approximate motion estimation architecture for real-time 4 K UHD processing
Cancellier et al. Energy-efficient Hadamard-based SATD architectures
Kim et al. MESIP: A configurable and data reusable motion estimation specific instruction-set processor
Rithe et al. Quad full-hd transform engine for dual-standard low-power video coding
Nagaraju et al. Design and implementation of an efficient mixed parallel-pipeline SAD architecture for HEVC motion estimation
Liu et al. Register length analysis and VLSI optimization of VBS Hadamard transform in H. 264/AVC
Lung et al. Design and implementation of a highly efficient fractional motion estimation for the HEVC encoder
Huang et al. Very-large-scale integration design of a low-power and cost-effective context-based adaptive variable length coding decoder for H. 264/AVC portable applications
Silveira et al. Power-efficient sum of absolute differences architecture using adder compressors
Sequeira et al. Low-power HEVC 8-point 2-D discrete cosine transform hardware using adder compressors