Nothing Special   »   [go: up one dir, main page]

Yin et al., 2010 - Google Patents

A hardware-efficient multi-resolution block matching algorithm and its VLSI architecture for high definition MPEG-like video encoders

Yin et al., 2010

View PDF
Document ID
11218003418289850534
Author
Yin H
Jia H
Qi H
Ji X
Xie X
Gao W
Publication year
Publication venue
IEEE Transactions on Circuits and Systems for Video Technology

External Links

Snippet

High throughput, heavy bandwidth requirement, huge on-chip memory consumption, and complex data flow control are major challenges in high definition integer motion estimation hardware implementation. This paper proposes an efficient very large scale integration …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
    • H04N19/51—Motion estimation or motion compensation
    • H04N19/56—Motion estimation with initialisation of the vector search, e.g. estimating a good candidate to initiate a search
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
    • H04N19/51—Motion estimation or motion compensation
    • H04N19/523—Motion estimation or motion compensation with sub-pixel accuracy
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation
    • H04N19/433—Hardware specially adapted for motion estimation or compensation characterised by techniques for memory access
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/134—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or criterion affecting or controlling the adaptive coding
    • H04N19/157—Assigned coding mode, i.e. the coding mode being predefined or preselected to be further used for selection of another element or parameter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
    • H04N19/103—Selection of coding mode or of prediction mode
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/593—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving spatial prediction techniques

Similar Documents

Publication Publication Date Title
Yin et al. A hardware-efficient multi-resolution block matching algorithm and its VLSI architecture for high definition MPEG-like video encoders
Tuan et al. On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture
Liu et al. HDTV1080p H. 264/AVC encoder chip design and performance analysis
Chen et al. Analysis and architecture design of variable block-size motion estimation for H. 264/AVC
Ju et al. A 0.5 nJ/pixel 4 K H. 265/HEVC codec LSI for multi-format smartphone applications
Wang et al. High throughput and low memory access sub-pixel interpolation architecture for H. 264/AVC HDTV decoder
Wen et al. Novel RD-optimized VBSME with matching highly data re-usable hardware architecture
Chang et al. A dynamic quality-adjustable H. 264 video encoder for power-aware video applications
Xu et al. A power-efficient and self-adaptive prediction engine for H. 264/AVC decoding
Sinangil et al. Hardware-aware motion estimation search algorithm development for high-efficiency video coding (HEVC) standard
Penny et al. Low-power and memory-aware approximate hardware architecture for fractional motion estimation interpolation on HEVC
Pastuszak et al. Optimization of the adaptive computationally-scalable motion estimation and compensation for the hardware H. 264/AVC encoder
Lin et al. Low-power parallel tree architecture for full search block-matching motion estimation
Seidel et al. Coding-and energy-efficient FME hardware design
Ogura et al. A 1.2 w single-chip MPEG2 MP@ ML video encoder lsi including wide search range motion estimation and 81 mops controller
Zheng et al. A novel VLSI architecture of motion compensation for multiple standards
Yin et al. Buffer structure optimized VLSI architecture for efficient hierarchical integer pixel motion estimation implementation
Mochizuki et al. A 64 mW high picture quality H. 264/MPEG-4 video codec IP for HD mobile applications in 90 nm CMOS
Huang et al. Three-level pipelined multi-resolution integer motion estimation engine with optimized reference data sharing search for AVS
Li et al. The high throughput and low memory access design of sub-pixel interpolation for H. 264/AVC HDTV decoder
Xu et al. Methods for power/throughput/area optimization of H. 264/AVC decoding
Xiang et al. Hardware-oriented adaptive multi-resolution motion estimation algorithm and its VLSI architecture
Pinto et al. Hiveflex-video vsp1: Video signal processing architecture for video coding and post-processing
Chen et al. Frame-parallel design strategy for high definition B-frame H. 264/AVC encoder
Ji et al. A hardware-efficient architecture for multi-resolution motion estimation using fully reconfigurable processing element array