Nothing Special   »   [go: up one dir, main page]

Hass et al. - Google Patents

Radiation Hardness of Ultra Low Power CMOS VLSI

Hass et al.

View PDF
Document ID
17576033511296869830
Author
Hass J
Whitaker S

External Links

Snippet

Abstract An Ultra Low Power (ULP) CMOS process instantiated at a commercial US foundry can produce high performance microcircuits which operate at a 500 mV supply, which dramatically reduces dynamic power consumption. In addition to ultra low power …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/0033—Radiation hardening
    • H03K19/00338—In field effect transistor circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protection against loss of information
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00392—Modifications for increasing the reliability for protection by circuit redundancy
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/007—Fail-safe circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components

Similar Documents

Publication Publication Date Title
Seifert et al. On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies
Kumar et al. A highly reliable and energy-efficient triple-node-upset-tolerant latch design
Yamamoto et al. An area-efficient 65 nm radiation-hard dual-modular flip-flop to avoid multiple cell upsets
US7489538B2 (en) Radiation tolerant combinational logic cell
US7679403B2 (en) Dual redundant dynamic logic
WO2006127943A2 (en) Single event effect hardened circuitry
Lee et al. Design framework for soft-error-resilient sequential cells
Shuler et al. The Effectiveness of TAG or Guard-Gates in SET Suppression Using Delay and Dual-Rail Configurations at 0.35$\mu $ m
Jagannathan et al. Temperature dependence of soft error rate in flip-flop designs
Wang Radiation effects in FPGAs
Canaris et al. Circuit techniques for the radiation environment of space
Komatsu et al. A soft-error hardened latch scheme for SoC in a 90 nm technology and beyond
Guo et al. High-performance CMOS latch designs for recovering all single and double node upsets
Ebara et al. Evaluation of soft-error tolerance by neutrons and heavy ions on flip flops with guard gates in a 65-nm thin BOX FDSOI process
Maruoka et al. A low-power radiation-hardened flip-flop with stacked transistors in a 65 nm FDSOI process
Shayan et al. SEU tolerant robust memory cell design
Cao et al. SE response of guard-gate FF in 16-and 7-nm bulk FinFET technologies
Uemura et al. Neutron-induced soft-error simulation technology for logic circuits
Atias et al. Single event upset mitigation in low power SRAM design
Garg et al. A novel, highly SEU tolerant digital circuit design approach
Chavan et al. Radiation hardened Flip-Flop design for super and sub threshold voltage operation
Kumar et al. A low power soft error suppression technique for dynamic logic
Jiang et al. SE performance of a Schmitt-trigger-based D-flip-flop design in a 16-nm bulk FinFET CMOS process
Tajima et al. A low power soft error hardened latch with schmitt-trigger-based C-Element
Hass et al. Radiation Hardness of Ultra Low Power CMOS VLSI