Nothing Special   »   [go: up one dir, main page]

Shayan et al., 2012 - Google Patents

SEU tolerant robust memory cell design

Shayan et al., 2012

Document ID
10821257191590057018
Author
Shayan M
Singh V
Singh A
Fujita M
Publication year
Publication venue
2012 IEEE 18th International On-Line Testing Symposium (IOLTS)

External Links

Snippet

The implementation of semiconductor circuits and systems in nano-technology makes it possible to achieve high speed, lower voltage level and smaller area. The unintended and undesirable result of this scaling is that it makes integrated circuits susceptible to soft errors …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protection against loss of information
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/0033—Radiation hardening
    • H03K19/00338—In field effect transistor circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Similar Documents

Publication Publication Date Title
Guo et al. Novel low-power and highly reliable radiation hardened memory cell for 65 nm CMOS technology
Omaña et al. High-performance robust latches
Sarkar et al. SEU tolerant SRAM cell
Fazeli et al. Feedback redundancy: A power efficient SEU-tolerant latch design for deep sub-micron technologies
Shayan et al. SEU tolerant robust memory cell design
Giterman et al. Area and energy-efficient complementary dual-modular redundancy dynamic memory for space applications
Rajaei et al. Single event upset immune latch circuit design using C-element
Yan et al. Novel quadruple cross-coupled memory cell designs with protection against single event upsets and double-node upsets
Shuler et al. The Effectiveness of TAG or Guard-Gates in SET Suppression Using Delay and Dual-Rail Configurations at 0.35$\mu $ m
Li et al. A CMOS triple inter-locked latch for SEU insensitivity design
Blum et al. Schemes for eliminating transient-width clock overhead from SET-tolerant memory-based systems
Maruoka et al. A low-power radiation-hardened flip-flop with stacked transistors in a 65 nm FDSOI process
Faccio Design hardening methodologies for ASICs
Alorda et al. 8T vs. 6T SRAM cell radiation robustness: A comparative analysis
Tajima et al. A low power soft error hardened latch with schmitt-trigger-based C-Element
Niaraki Asli et al. High efficiency time redundant hardened latch for reliable circuit design
Sharma et al. Review of approaches for radiation hardened combinational logic in cmos silicon technology
Chen et al. Low-Overhead Triple-Node-Upset Self-Recoverable Latch Design for Ultra-Dynamic Voltage Scaling Application
Islam High-speed energy-efficient soft error tolerant flip-flops
Jahinuzzaman Modeling and mitigation of soft errors in nanoscale SRAMs
Lin et al. A novel design technique for soft error hardening of Nanoscale CMOS memory
Shayan et al. SEU tolerant robust latch design
Sayil et al. Single-event coupling soft errors in nanoscale CMOS circuits
田島咲季 RADIATION-INDUCED SOFT ERROR HARDENED LATCH DESIGN TECHNIQUES FOR RELIABILITY AND ENERGY-EFFICIENCY IMPROVEMENTS
Kumar et al. Low cost and high performance double‐node upset resilient latch for low orbit space applications