Nothing Special   »   [go: up one dir, main page]

Chavan et al., 2011 - Google Patents

Radiation hardened Flip-Flop design for super and sub threshold voltage operation

Chavan et al., 2011

View PDF
Document ID
16841754750524723516
Author
Chavan A
MacDonald E
Neff J
Bozeman E
Publication year
Publication venue
2011 Aerospace Conference

External Links

Snippet

A novel energy efficient, Single Event Upset (SEU)/Single Event Transient (SET) tolerant Flip- Flop (FF) design is proposed which is suitable for ultra-low power systems that operate between sub-threshold (250mV) and super-threshold (1.0 V) supply voltages. In comparison …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/0033—Radiation hardening
    • H03K19/00338—In field effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
Eftaxiopoulos et al. DONUT: A double node upset tolerant latch
Sarkar et al. SEU tolerant SRAM cell
Rajaei et al. Single event upset immune latch circuit design using C-element
Lu et al. Design and analysis of single-event tolerant slave latches for enhanced scan delay testing
Chavan et al. Radiation hardened Flip-Flop design for super and sub threshold voltage operation
Gadlage et al. Single-event transient measurements in nMOS and pMOS transistors in a 65-nm bulk CMOS technology at elevated temperatures
Xu et al. An advanced SEU tolerant latch based on error detection
Jaya et al. A dual redundancy radiation-hardened Flip-Flop based on C-element in 65nm process
Maruoka et al. A low-power radiation-hardened flip-flop with stacked transistors in a 65 nm FDSOI process
Maruoka et al. A non-redundant low-power flip flop with stacked transistors in a 65 nm thin BOX FDSOI process
Cao et al. SE response of guard-gate FF in 16-and 7-nm bulk FinFET technologies
Devarapalli et al. SEU-hardened dual data rate flip-flop using C-elements
Katsarou et al. Soft error immune latch under SEU related double-node charge collection
Liu et al. A power-delay-product efficient and SEU-tolerant latch design
Tajima et al. A low power soft error hardened latch with schmitt-trigger-based C-Element
JP2006129477A (en) Soft-error rate improvement in latch
Niaraki Asli et al. High efficiency time redundant hardened latch for reliable circuit design
Zhang et al. Dual-sampling skewed CMOS design for soft-error tolerance
Gupta et al. Soft error resilient and energy efficient dual modular TSPC flip-flop
Namba et al. Single event induced double node upset tolerant latch
Polzer et al. SET propagation in micropipelines
Brendler et al. Voltage scaling influence on the soft error susceptibility of a FinFET-based circuit
Chen et al. Physical Insight into Single-Event Upsets of DICE Circuits and Hardening Strategy
Huang et al. Single event upset induced by single event double transient and its well-structure dependency in 65-nm bulk CMOS technology
Islam High-speed energy-efficient soft error tolerant flip-flops