Nothing Special   »   [go: up one dir, main page]

Lin et al., 2004 - Google Patents

Low-power parallel tree architecture for full search block-matching motion estimation

Lin et al., 2004

View PDF
Document ID
14369110746612208582
Author
Lin S
Tseng P
Chen L
Publication year
Publication venue
2004 IEEE International Symposium on Circuits and Systems (ISCAS)

External Links

Snippet

In this paper, a novel low-power parallel tree architecture is proposed for full search block- matching motion estimation. The parallel tree architecture exploits the spatial data correlations between parallel candidate block searches for data sharing, which effectively …
Continue reading at homepage.ntu.edu.tw (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
    • H04N19/51—Motion estimation or motion compensation
    • H04N19/56—Motion estimation with initialisation of the vector search, e.g. estimating a good candidate to initiate a search
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
    • H04N19/51—Motion estimation or motion compensation
    • H04N19/513—Processing of motion vectors
    • H04N19/517—Processing of motion vectors by encoding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation
    • H04N19/433—Hardware specially adapted for motion estimation or compensation characterised by techniques for memory access
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/144—Movement detection
    • H04N5/145—Movement estimation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding

Similar Documents

Publication Publication Date Title
Chen et al. Fast algorithm and architecture design of low-power integer motion estimation for H. 264/AVC
Chen et al. Analysis and architecture design of variable block-size motion estimation for H. 264/AVC
Chen et al. A new block-matching criterion for motion estimation and its implementation
Liu et al. HDTV1080p H. 264/AVC encoder chip design and performance analysis
Ou et al. An efficient VLSI architecture for H. 264 variable block size motion estimation
Lai et al. A data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm
KR20090105365A (en) Motion estimation device and Moving image encoding device having the same
Lin et al. Low-power parallel tree architecture for full search block-matching motion estimation
Chao et al. A novel hybrid motion estimator supporting diamond search and fast full search
Yin et al. A hardware-efficient multi-resolution block matching algorithm and its VLSI architecture for high definition MPEG-like video encoders
Elgamel et al. A comparative analysis for low power motion estimation VLSI architectures
Moshnyaga A new computationally adaptive formulation of block-matching motion estimation
Aysu et al. A low energy adaptive hardware for H. 264 multiple reference frame motion estimation
Seidel et al. Coding-and energy-efficient FME hardware design
Huang et al. Parallelized RDOQ Algorithm and Fully Pipelined Hardware Architecture for AVS3 Video Coding
Chen A cost-effective three-step hierarchical search block-matching chip for motion estimation
Chatterjee et al. Low power VLSI architectures for one bit transformation based fast motion estimation
Mukherjee et al. Fast adaptive motion estimation algorithm and its efficient VLSI system for high definition videos
Miyakoshi et al. A low-power systolic array architecture for block-matching motion estimation
Li et al. A novel configurable motion estimation architecture for high-efficiency MPEG-4/H. 264 encoding
Tseng et al. A VLSI architecture for three-step search with variable block size motion vector
Li et al. A VLSI architecture design of an edge based fast intra prediction mode decision algorithm for H. 264/AVC
TW526657B (en) Global elimination algorithm for motion estimation and the hardware structure
Muralidhar et al. Efficient architecture for variable block size motion estimation in H. 264/AVC
Huang et al. Parallel improved HDTV720p targeted propagate partial SAD architecture for variable block size motion estimation in H. 264/AVC