Nothing Special   »   [go: up one dir, main page]

Zand et al., 2017 - Google Patents

Energy-efficient and process-variation-resilient write circuit schemes for spin hall effect MRAM device

Zand et al., 2017

View PDF
Document ID
9080503749063497808
Author
Zand R
Roohi A
DeMara R
Publication year
Publication venue
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

External Links

Snippet

In this paper, various energy-efficient write schemes are proposed for switching operation of spin hall effect (SHE)-based magnetic tunnel junctions (MTJs). A transmission gate (TG)- based write scheme is proposed, which provides a symmetric and energy-efficient switching …
Continue reading at cal.ucf.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
    • G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements
    • G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements using thin films in plane structure
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components

Similar Documents

Publication Publication Date Title
Zand et al. Energy-efficient and process-variation-resilient write circuit schemes for spin hall effect MRAM device
Zhang et al. Compact modeling of perpendicular-anisotropy CoFeB/MgO magnetic tunnel junctions
Kim et al. Spin-based computing: Device concepts, current status, and a case study on a high-performance microprocessor
Cai et al. Robust ultra-low power non-volatile logic-in-memory circuits in FD-SOI technology
Roohi et al. A tunable majority gate-based full adder using current-induced domain wall nanomagnets
Kang et al. Spintronics: Emerging ultra-low-power circuits and systems beyond MOS technology
Morris et al. mLogic: Ultra-low voltage non-volatile logic circuits using STT-MTJ devices
Currivan et al. Low energy magnetic domain wall logic in short, narrow, ferromagnetic wires
Razi et al. A variation-aware ternary spin-Hall assisted STT-RAM based on hybrid MTJ/GAA-CNTFET logic
Trinh et al. Magnetic adder based on racetrack memory
Kwon et al. SHE-NVFF: Spin Hall effect-based nonvolatile flip-flop for power gating architecture
Thapliyal et al. Energy-efficient design of hybrid MTJ/CMOS and MTJ/nanoelectronics circuits
Bromberg et al. Novel STT-MTJ device enabling all-metallic logic circuits
Angizi et al. Design and evaluation of a spintronic in-memory processing platform for nonvolatile data encryption
US9208845B2 (en) Low energy magnetic domain wall logic device
Zhang et al. Spintronics for low-power computing
Deng et al. High-frequency low-power magnetic full-adder based on magnetic tunnel junction with spin-hall assistance
Kang et al. Voltage-controlled MRAM for working memory: Perspectives and challenges
Deng et al. Design optimization and analysis of multicontext STT-MTJ/CMOS logic circuits
Zhang et al. Reliability-enhanced hybrid CMOS/MTJ logic circuit architecture
Amirany et al. DDR-MRAM: Double data rate magnetic RAM for efficient artificial intelligence and cache applications
Wang et al. Novel radiation hardening read/write circuits using feedback connections for spin–orbit torque magnetic random access memory
Zhang et al. Reliability-enhanced separated pre-charge sensing amplifier for hybrid CMOS/MTJ logic circuits
Ben-Romdhane et al. Design and analysis of racetrack memory based on magnetic domain wall motion in nanowires
Amirany et al. High-performance and soft error immune spintronic retention latch for highly reliable processors