Nothing Special   »   [go: up one dir, main page]

Roohi et al., 2016 - Google Patents

A tunable majority gate-based full adder using current-induced domain wall nanomagnets

Roohi et al., 2016

View PDF
Document ID
3804499281025688507
Author
Roohi A
Zand R
DeMara R
Publication year
Publication venue
IEEE Transactions on Magnetics

External Links

Snippet

Domain wall nanomagnet (DWNM)-based devices have been extensively studied as a promising alternative to the conventional CMOS technology in both the memory and logic implementations due to their non-volatility, near-zero standby power, and high integration …
Continue reading at cal.ucf.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
    • G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements
    • G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements using thin films in plane structure
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Roohi et al. A tunable majority gate-based full adder using current-induced domain wall nanomagnets
Kim et al. Spin-based computing: Device concepts, current status, and a case study on a high-performance microprocessor
Sengupta et al. A vision for all-spin neural networks: A device to system perspective
Fong et al. Spin-transfer torque devices for logic and memory: Prospects and perspectives
Kang et al. Modeling and exploration of the voltage-controlled magnetic anisotropy effect for the next-generation low-power and high-speed MRAM applications
Zhao et al. Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit
Zand et al. Energy-efficient nonvolatile reconfigurable logic using spin hall effect-based lookup tables
Ahmed et al. A comparative study between spin-transfer-torque and spin-Hall-effect switching mechanisms in PMTJ using SPICE
Angizi et al. Design and evaluation of a spintronic in-memory processing platform for nonvolatile data encryption
Roohi et al. Voltage-based concatenatable full adder using spin hall effect switching
Deng et al. Synchronous 8-bit non-volatile full-adder based on spin transfer torque magnetic tunnel junction
Mankalale et al. CoMET: Composite-input magnetoelectric-based logic technology
Zand et al. Energy-efficient and process-variation-resilient write circuit schemes for spin hall effect MRAM device
Kang et al. Voltage-controlled MRAM for working memory: Perspectives and challenges
Angizi et al. Rimpa: A new reconfigurable dual-mode in-memory processing architecture with spin hall effect-driven domain wall motion device
Sharmin et al. Modeling and design space exploration for bit-cells based on voltage-assisted switching of magnetic tunnel junctions
Ben-Romdhane et al. Design and analysis of racetrack memory based on magnetic domain wall motion in nanowires
Angizi et al. Hybrid spin-CMOS polymorphic logic gate with application in in-memory computing
Cai et al. Exploring hybrid STT-MTJ/CMOS energy solution in near-/sub-threshold regime for IoT applications
Zhao et al. Racetrack memory based reconfigurable computing
Angizi et al. Energy efficient in-memory computing platform based on 4-terminal spin Hall effect-driven domain wall motion devices
Augustine et al. Ultra-low power nanomagnet-based computing: A system-level perspective
Verma et al. Non-volatile latch compatible with static and dynamic CMOS for logic in memory applications
Patil et al. Spintronic logic gates for spintronic data using magnetic tunnel junctions
Pan et al. Complementary logic implementation for antiferromagnet field-effect transistors