Nothing Special   »   [go: up one dir, main page]

Deng et al., 1999 - Google Patents

Self-timing and vector processing in RSFQ digital circuit technology

Deng et al., 1999

Document ID
6460747068164094431
Author
Deng Z
Yoshikawa N
Whiteley S
Van Duzer T
Publication year
Publication venue
IEEE transactions on applied superconductivity

External Links

Snippet

As the operating speed of rapid single flux quantum (RSFQ) integrated circuits and systems increases, timing uncertainty from fabrication process variations makes global synchronization very hard. In this paper, the authors present a globally asynchronous …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components

Similar Documents

Publication Publication Date Title
KR102449549B1 (en) Superconducting non-destructive readout circuits
Afghahi et al. Double-edge-triggered D-flip-flops for high-speed CMOS circuits
Greenstreet Implementing a STARI chip
EP0477582A1 (en) Digital frequency multiplication and data serialization circuits
US6420895B1 (en) High-sensitivity, self-clocked receiver for multi-chip superconductor circuits
Krylov et al. Globally asynchronous, locally synchronous clocking and shared interconnect for large-scale SFQ systems
Deng et al. Self-timing and vector processing in RSFQ digital circuit technology
Dobkin et al. Asynchronous current mode serial communication
Deng et al. Data-driven self-timed RSFQ high-speed test system
TWI521891B (en) High speed serializer
CA2017707A1 (en) Correlated sliver latch
Abdelhadi Synthesizable synchronization FIFOs utilizing the asynchronous pulse-based handshake protocol
Deng et al. Asynchronous circuits and systems in superconducting RSFQ digital technology
Dorojevets et al. Development and evaluation of design techniques for high-performance wave-pipelined wide datapath RSFQ processors
US8254187B2 (en) Data transfer apparatus, and method, and semiconductor circuit
Yun et al. High-performance two-phase micropipeline building blocks: double edge-triggered latches and burst-mode select and toggle circuits
Herr et al. High-speed operation of a 64-bit circular shift register
Dorojevets An 8-bit FLUX-1 RSFQ microprocessor built in 1.75-μm technology
Tan et al. Self-timed precharge latch
Miller et al. A single-flux-quantum demultiplexer
Datta et al. A High Performance and Robust FIFO Synchronizer-Interface for Crossing Clock Domains in SFQ Logic
Gerber et al. Rsfq-asynchronous timing (rsfq-at): a new design methodology for implementation in cad automation
Akl et al. Transition skew coding for global on-chip interconnect
Dorojevets Architecture and design of an 8-bit FLUX-1 superconductor RSFQ microprocessor
US7290159B2 (en) Fixed latency data computation and chip crossing circuits and methods for synchronous input to output protocol translator supporting multiple reference oscillator frequencies