Herr et al., 1998 - Google Patents
High-speed operation of a 64-bit circular shift registerHerr et al., 1998
- Document ID
- 10593202780407724322
- Author
- Herr A
- Mancini C
- Vukovic N
- Bocko M
- Feldman M
- Publication year
- Publication venue
- IEEE transactions on applied superconductivity
External Links
Snippet
A 64-bit superconducting rapid single flux quantum (RSFQ) circular shift register (CSR) has been demonstrated to operate at clock frequencies up to 18 GHz. The CSR was designed with special attention to timing constraints, which are more severe for" recurrent" circuits …
- 230000000306 recurrent 0 abstract description 9
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102449549B1 (en) | Superconducting non-destructive readout circuits | |
US5309035A (en) | Method and apparatus for clock skew reduction through absolute delay regulation | |
US5905766A (en) | Synchronizer, method and system for transferring data | |
US8484523B2 (en) | Sequential digital circuitry with test scan | |
US6906555B2 (en) | Prevention of metastability in bistable circuits | |
US9041429B2 (en) | Sequential state elements for triple-mode redundant state machines, related methods, and systems | |
Tanaka et al. | High-density shift-register-based rapid single-flux-quantum memory system for bit-serial microprocessors | |
Krylov et al. | Globally asynchronous, locally synchronous clocking and shared interconnect for large-scale SFQ systems | |
Kawaguchi et al. | Rapid single-flux-quantum logic circuits using clockless gates | |
US6064232A (en) | Self-clocked logic circuit and methodology | |
US5072132A (en) | Vsli latch system and sliver pulse generator with high correlation factor | |
Herr et al. | High-speed operation of a 64-bit circular shift register | |
Deng et al. | Data-driven self-timed RSFQ high-speed test system | |
US5742190A (en) | Method and apparatus for clocking latches in a system having both pulse latches and two-phase latches | |
TWI790088B (en) | Processors and Computing Systems | |
Deng et al. | Self-timing and vector processing in RSFQ digital circuit technology | |
Mancini et al. | RSFQ circular shift registers | |
Bairamkulov et al. | Compound logic gates for pipeline depth minimization in single flux quantum integrated systems | |
Kawaguchi et al. | Demonstration of an 8-bit SFQ carry look-ahead adder using clockless logic cells | |
Krylov et al. | Wave pipelining in DSFQ circuits | |
Datta et al. | qCDC: Metastability-resilient synchronization FIFO for SFQ logic | |
Kang et al. | New scan design of asynchronous sequential circuits | |
Silver et al. | A new concept for ultra-low power and ultra-high clock rate circuits | |
Datta et al. | Single flux quantum (SFQ) first-in-first-out (FIFO) synchronizers: New designs and paradigms | |
Poornima et al. | Functional verification of clock domain crossing in register transfer level |