Nothing Special   »   [go: up one dir, main page]

Krylov et al., 2019 - Google Patents

Globally asynchronous, locally synchronous clocking and shared interconnect for large-scale SFQ systems

Krylov et al., 2019

View PDF
Document ID
6139535469267902044
Author
Krylov G
Friedman E
Publication year
Publication venue
IEEE Transactions on Applied Superconductivity

External Links

Snippet

A globally asynchronous, locally synchronous clocking scheme for large-scale single flux quantum (SFQ) systems is proposed. In this scheme, the width of each data bus is extended to carry the corresponding clock signal. This signal activates the distribution of the clock …
Continue reading at hajim.rochester.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines

Similar Documents

Publication Publication Date Title
Krylov et al. Globally asynchronous, locally synchronous clocking and shared interconnect for large-scale SFQ systems
Krstic et al. Globally asynchronous, locally synchronous circuits: Overview and outlook
US6925549B2 (en) Asynchronous pipeline control interface using tag values to control passing data through successive pipeline stages
US6420895B1 (en) High-sensitivity, self-clocked receiver for multi-chip superconductor circuits
US8217814B1 (en) Low power serial to parallel converter
Gaj et al. A clock distribution scheme for large RSFQ circuits
Fukaishi et al. A 4.25-Gb/s CMOS fiber channel transceiver with asynchronous tree-type demultiplexer and frequency conversion architecture
JP2579237B2 (en) State element circuit having a flow-through latch circuit, VLSI circuit having the state element circuit, and method of operating a latch as a functional alternative to a master-slave flip-flop
Deng et al. Data-driven self-timed RSFQ high-speed test system
Bairamkulov et al. Compound logic gates for pipeline depth minimization in single flux quantum integrated systems
Deng et al. Self-timing and vector processing in RSFQ digital circuit technology
Krylov et al. GALS Clocking and Shared Interconnect for Large-Scale SFQ Systems
Kaplan et al. Real-time digital error correction for flash analog-to-digital converter
Mariani et al. A useful application of CMOS ternary logic to the realisation of asynchronous circuits
Ito et al. 20 GHz operation of bit-serial handshaking systems using asynchronous SFQ logic circuits
McLaughlin et al. Asynchronous protocol converters for two-phase delay-insensitive global communication
Datta et al. A High Performance and Robust FIFO Synchronizer-Interface for Crossing Clock Domains in SFQ Logic
Tan et al. Self-timed precharge latch
Akl et al. Transition skew coding for global on-chip interconnect
Kawaguchi et al. Static timing analysis of rapid single-flux-quantum circuits
Kito et al. Conversion of a CMOS logic circuit design to an RSFQ design considering latching function of RSFQ logic gates
JP3582407B2 (en) Arbiter circuit and arbiter system
Deng et al. 20 Gb/s self-timed vector processing with Josephson single-flux quantum technology
Gerber et al. Rsfq-asynchronous timing (rsfq-at): a new design methodology for implementation in cad automation
Deng et al. Asynchronous circuits and systems in superconducting RSFQ digital technology