Nothing Special   »   [go: up one dir, main page]

Teimouri et al., 2013 - Google Patents

Power and performance efficient partial circuits in packet-switched networks-on-chip

Teimouri et al., 2013

Document ID
6078588498181249303
Author
Teimouri N
Modarressi M
Sarbazi-Azad H
Publication year
Publication venue
2013 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing

External Links

Snippet

In this paper, we propose a hybrid packet-circuit switching for networks-on-chip to benefit from the advantages of both switching mechanisms. Integrating circuit and packet switching into a single NoC is achieved by partitioning the link bandwidth and router data-path and …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/02—Topology update or discovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/12—Shortest path evaluation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/16—Multipoint routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/04—Interdomain routing, e.g. hierarchical routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/40—Wormhole routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATIONS NETWORKS
    • H04W40/00—Communication routing or communication path finding
    • H04W40/24—Connectivity information management, e.g. connectivity discovery or connectivity update
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks

Similar Documents

Publication Publication Date Title
Lotfi-Kamran et al. EDXY–A low cost congestion-aware routing algorithm for network-on-chips
US8285900B2 (en) Method and apparatus for congestion-aware routing in a computer interconnection network
Mansoor et al. Reconfigurable wireless network-on-chip with a dynamic medium access mechanism
Teimouri et al. Power and performance efficient partial circuits in packet-switched networks-on-chip
Modarressi et al. An efficient dynamically reconfigurable on-chip network architecture
Modarressi et al. A hybrid packet-circuit switched on-chip network based on SDM
Mansoor et al. A demand-aware predictive dynamic bandwidth allocation mechanism for wireless network-on-chip
Wang et al. A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms
Dehghani et al. A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms
Lit et al. Comparative performance evaluation of routing algorithm and topology size for wireless network-on-chip
Effiong et al. Distributed and dynamic shared-buffer router for high-performance interconnect
Liu et al. An encapsulated packet-selection routing for network on chip
Alaei et al. H2WNoC: A honeycomb hardware-efficient wireless network-on-chip architecture
Chen et al. Physical vs. virtual express topologies with low-swing links for future many-core nocs
Das et al. VCS: a method of in-order packet delivery for adaptive NoC routing
Wang et al. An adaptive partition-based multicast routing scheme for mesh-based networks-on-chip
Dehghani A design flow for an optimized congestion-aware application-specific wireless network-on-chip architecture
Daneshtalab et al. A systematic reordering mechanism for on-chip networks using efficient congestion-aware method
Kumar et al. CARM: congestion adaptive routing method for on chip networks
Dehghani et al. A novel approach to optimize fault-tolerant hybrid wireless network-on-chip architectures
Pakdaman et al. Integrated circuit-packet switching NoC with efficient circuit setup mechanism
Dehghani et al. Design and performance evaluation of Mesh-of-Tree-based hierarchical wireless network-on-chip for multicore systems
Yazdi et al. A load-balanced routing scheme for noc-based systems-on-chip
Pande et al. The (low) power of less wiring: Enabling energy efficiency in many-core platforms through wireless noc
Murray et al. Thermal hotspot reduction in mm-wave wireless noc architectures