Nothing Special   »   [go: up one dir, main page]

Alaei et al., 2019 - Google Patents

H2WNoC: A honeycomb hardware-efficient wireless network-on-chip architecture

Alaei et al., 2019

Document ID
3519235907093626355
Author
Alaei M
Yazdanpanah F
Publication year
Publication venue
Nano Communication Networks

External Links

Snippet

Abstract Network-on-chips (NoCs) have emerged as communication backbones for enabling massive parallelism and high degree of integration in many-core chips. In spite of the advantages of conventional NoCs, wired multi-hop links impose limitations on NoCs …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3287—Power saving by switching off individual functional units in a computer system, i.e. selective power distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing

Similar Documents

Publication Publication Date Title
Yoon et al. Virtual channels vs. multiple physical networks: a comparative analysis
Abadal et al. Scalability of broadcast performance in wireless network-on-chip
Kundu et al. Design and evaluation of mesh-of-tree based network-on-chip using virtual channel router
Alaei et al. H2WNoC: A honeycomb hardware-efficient wireless network-on-chip architecture
Deb et al. Cost effective routing techniques in 2D mesh NoC using on-chip transmission lines
Yazdanpanah et al. An energy-efficient partition-based XYZ-planar routing algorithm for a wireless network-on-chip
Dehghani et al. A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms
Wang et al. A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms
Psarras et al. Networks-on-chip with double-data-rate links
Murray et al. Sustainable wireless network-on-chip architectures
Alaei et al. A high‐performance FPGA‐based multicrossbar prioritized network‐on‐chip
Teimouri et al. Power and performance efficient partial circuits in packet-switched networks-on-chip
Yazdanpanah A two-level network-on-chip architecture with multicast support
Wang et al. 3D network-on-chip design for embedded ubiquitous computing systems
Wang et al. An adaptive partition-based multicast routing scheme for mesh-based networks-on-chip
Wang et al. On an efficient NoC multicasting scheme in support of multiple applications running on irregular sub-networks
Xue et al. 3D floorplanning of low-power and area-efficient Network-on-Chip architecture
Taheri et al. ON–OFF: a reactive routing algorithm for dynamic thermal management in 3D NoCs
Abellán et al. Electro-photonic noc designs for kilocore systems
Momeni et al. Energy efficient 3D network-on-chip based on approximate communication
Furhad et al. A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures
Choudhary Network-on-chip: a new SoC communication infrastructure paradigm
Nasiri et al. Reconfigurable multicast routing for networks on chip
Daneshtalab et al. A systematic reordering mechanism for on-chip networks using efficient congestion-aware method
Dehghani A design flow for an optimized congestion-aware application-specific wireless network-on-chip architecture