#
hdl
Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.
Here are 813 public repositories matching this topic...
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
microcontroller embedded cpu fpga processor vhdl riscv smp multi-core rtos hdl soc risc-v soft-core system-on-chip rv32 asip neorv32 on-chip-debbuger
-
Updated
Oct 18, 2025 - VHDL
A modern hardware definition language and toolchain based on Python
-
Updated
Oct 15, 2025 - Python
HDL libraries and projects
-
Updated
Oct 21, 2025 - Verilog
Hardware Description Languages
-
Updated
Jul 14, 2025
Veryl: A Modern Hardware Description Language
-
Updated
Oct 21, 2025 - Rust
A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
-
Updated
Jan 8, 2022 - Python
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
-
Updated
Sep 15, 2023 - Bluespec
The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
-
Updated
Oct 20, 2025 - Dart
Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
python rtl verilog systemverilog hdl open-source-hardware pymtl hardware-generation open-source-eda multi-level-modeling cycle-level-modeling
-
Updated
Aug 24, 2025 - Python
PlutoSDR Firmware
linux fpga sdr iio transceiver rf hdl plutosdr adalm-pluto active-learning-module plutosdr-fw plutosdr-firmware
-
Updated
Oct 15, 2024 - Shell
A huge VHDL library for FPGA and digital ASIC development
-
Updated
Oct 20, 2025 - VHDL
Open source machine learning accelerators
-
Updated
Mar 24, 2024 - Scala
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
asic fpga async verification verilog synthesis icarus-verilog fifo cdc hdl verilog-hdl fifo-queue fifo-cache verilator asic-design cross-clock-domain
-
Updated
Sep 16, 2025 - Verilog
Test suite designed to check compliance with the SystemVerilog standard.
-
Updated
Oct 20, 2025 - SystemVerilog
Reviewing some online CS courses I took
javascript ruby kotlin python c java scala networking algorithms racket assembly computer-graphics logic mathematics databases programming-languages nand2tetris operating-systems hdl smlnj
-
Updated
Mar 10, 2025 - JavaScript
VeloView performs real-time visualization and easy processing of live captured 3D LiDAR data from Velodyne sensors (Alpha Prime™, Puck™, Ultra Puck™, Puck Hi-Res™, Alpha Puck™, Puck LITE™, HDL-32, HDL-64E). Runs on Windows, Linux and MacOS. This repository is a mirror of https://gitlab.kitware.com/LidarView/VeloView-Velodyne.
lidar velodyne-sensor velodyne sensor-data hdl lidar-measurements lidar-data-manipulation lidar-camera-calibration velodyne-hdl-sensors sensor-streaming
-
Updated
Sep 29, 2021 - C++
- Followers
- 491 followers
- Website
- github.com/topics/verilog
- Wikipedia
- Wikipedia