Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/996566.1142985acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article

Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs

Published: 07 June 2004 Publication History

Abstract

Advances in semiconductor technology permit increasingly complex applications to be realized using programmable systems-on-chips (SOCs). Furthermore, shrinking time-to-market demands, coupled with the need for product versioning through software modification of SOC platforms, have led to a significant increase in the software content of these SOCs. However, designer productivity is greatly hampered by the lack of automated software generation tools for the exploration and evaluation of different architectural configurations. Traditional hardware-software codesign flows do not support effective exploration and customization of the embedded processors used in programmable SOCs. The inherently application-specific nature of embedded processors and the stringent area, power, and performance constraints in embedded systems design critically require a fast and automated architecture exploration methodology. Architecture description language (ADL)-Driven design space exploration and software toolkit generation strategies present a viable solution to this problem, providing a systematic mechanism for a top-down design and validation of complex systems. The heart of this approach lies in the ability to automatically generate a software toolkit that includes an architecture-sensitive compiler, a cycle-accurate simulator, assembler, debugger, and verification/validation tools. This article illustrates a software toolkit generation methodology using the EXPRESSION ADL. Our exploration studies demonstrate the need for and usefulness of this approach, using as an example the problem of compiler-in-the-loop design space exploration of reduced instruction-set embedded processor architectures.

References

[1]
Advanced RISC Machines Ltd. An Introduction to Thumb. Advanced RISC Machines Ltd.
[2]
http://www.arccores.com. ARCtangent-A5 microprocessor Technical Manual.
[3]
Barbacci, M. R. 1981. Instruction set processor specifications (ISPS): The notation and its applications. IEEE Trans. Comput. 30, 1, 24--40.
[4]
Briggs, P., Cooper, K., and Torczon, L. 1994. Improvements to graph coloring register allocation. In Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation.
[5]
Clements, P. C. 1996. A survey of architecture description languages. In Proceedings of the International Workshop on Software Specification and Design (IWSSD), 16--25.
[6]
http://www.coware.com. COWare LISATek.
[7]
Freericks, M. 1993. The nML machine description formalism. Tech. Rep. TR SM-IMP/DIST/08, TU Berlin, Computer Science Department.
[8]
Hadjiyiannis, G., Russo, P., and Devadas, S. 1999. A methodology for accurate performance evaluation in architecture exploration. In Proceedings of the Design Automation Conference (DAC), 927--932.
[9]
Hadjiyiannis, G., Hanono, S., and Devadas, S. 1997. ISDL: An instruction set description language for retargetability. In Proceedings of the Design Automation Conference (DAC), 299--302.
[10]
Halambi, A., Shrivastava, A. Dutt, N., and Nicolau, A. 2001. A customizable compiler framework for embedded systems. In Proceedings of the Software and Compilers for Embedded Systems (SCOPES) Conference.
[11]
Halambi, A., Shrivastava, A., Biswas, P., Dutt, N., and Nicolau, A. 2002. An efficient compiler technique for code size reduction using reduced bit-width isas. In Proceedings of the Design Automation and Test in Europe (DATE) Conference.
[12]
Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., and Nicolau A. 1999. EXPRESSION: A language for architecture exploration through compiler/simulator retargetability. In Proceedings of the Design Automation and Test in Europe (DATE) Conference. 485--490.
[13]
Hennessy, J. and Patterson, D. 2003. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Fransisco, Calif.
[14]
Kissell, K. 1997. MIPS16: High-density MIPS for the Embedded Market. Silicon Graphics MIPS Group.
[15]
Leupers, R. and Marwedel, P. 1998. Retargetable code generation based on structural processor descriptions. Des. Autom. Embedded Syst. 3, 1, 75--108.
[16]
LSI LOGIC. TinyRISC LR4102 Microprocessor Technical Manual. LSI LOGIC.
[17]
MDES User Manual. 1997. http://www.trimaran.org. The MDES User Manual.
[18]
Mishra, P., Astrom, J., Dutt, N., and Nicolau, A. 2001. Functional abstraction of programmable embedded systems. Tech. Rep. UCI-ICS 01-04, University of California, Irvine, Jan.
[19]
Mishra, P., Tomiyama, H., Dutt, N., and Nicolau, A. 2002. Automatic verification of in-order execution in microprocessors with fragmented pipelines and multicycle functional units. In Proceedings of the Design Automation and Test in Europe (DATE) Conference, 36--43.
[20]
Mishra, P., Kejariwal, A., and Dutt, N. 2003a. Rapid exploration of pipelined processors through automatic generation of synthesizable RTL models. In Proceedings of the Rapid System Prototyping (RSP) Conference, 226--232.
[21]
Mishra, P., Dutt, N., and Tomiyama, H. 2003b. Towards automatic validation of dynamic behavior in pipelined processor specifications. Des. Autom. Embedded Syst. 8, 2--3 (June-Sept.), 249--265.
[22]
Mishra, P. and Dutt, N. 2004a. Automatic modeling and validation of pipeline specifications. ACM Trans. Embedded Comput. Syst. 3, 1, 114--139.
[23]
Mishra, P. and Dutt, N. 2004b. Graph-Based functional test program generation for pipelined processors. In Proceedings of the Design Automation and Test in Europe (DATE) Conference, 182--187.
[24]
Mishra, P. and Dutt, N. 2005a. Architecture description languages for programmable embedded systems. IEE Proceedings Comput. Digital Techniques 152, 3 (May), 285--297.
[25]
Mishra, P. and Dutt, N. 2005. Functional Verification of Programmable Embedded Architectures: A Top-Down Approach. Springer Verlag, New York.
[26]
Muchnick, S. S. 1997. Advanced Compiler Design and Implementation. Morgan Kaufmann, San Francisco, Calif.
[27]
Park, S., Shrivastava, A., Earlie, E., Dutt, N., Nicolau, A., and Paek, Y. 2006. Automatic generation of operation tables for fast exploration of bypasses in embedded processors. In Proceedings of the Design Automation and Test in Europe (DATE) Conference.
[28]
Pasricha, S., Biswas, P., Mishra, P., Shrivastava, A., Mandal, A., Dutt, N., and Nicolau, A. 2003. A framework for GUI-Driven design space exploration of a MIPS4K-like processor. Tech. Rep. CECS 03-17, University of California, Irvine.
[29]
Pees, S., Hoffmann, A., and Meyr, H. 2000. Retargetable compiled simulation of embedded processors using a machine description language. ACM Trans. Des. Autom. Electronic Syst. 5, 4, 815--834.
[30]
Qin, W. and Malik, S. 2002. Architecture description languages for retargetable compilation. In the Compiler Design Handbook: Optimizations & Machine Code Generation. CRC Press, Boca Raton, Fla.
[31]
Reshadi, M., Bansal, N., Mishra, P., and Dutt, N. 2003a. An efficient retargetable framework for instruction-set simulation. In Proceedings of the International Symposium on Hardware/ Software Codesign and System Synthesis (CODES+ISSS), 13--18.
[32]
Reshadi, M., Mishra, P., and Dutt, N. 2003b. Instruction set compiled simulation: A technique for fast and flexible instruction set simulation. In Proceedings of the Design Automation Conference (DAC), 758--763.
[33]
Reshadi, M., Mishra, P., and Dutt, N. 2006. A retargetable framework for instruction-set architecture simulation. To appear in ACM Trans. Embedded Comput. Syst.
[34]
Schliebusch, O., Hoffmann, A., Nohl, A., Braun, G., and Meyr, H. 2002. Architecture implementation using the machine description language LISA. In Proceedings of the Asia South Pacific Design Automation Conference (ASPDAC)/International Conference on VLSI Design, 239--244.
[35]
Shrivastava, A. and Dutt, N. 2004. Energy efficient code generation exploiting reduced bit-width instruction set architectures (risa). In Proceedings of the Conference on Asia South Pacific Design Automation. IEEE Press, Piscataway, N.J. 475--477.
[36]
Shrivastava, A., Earlie, E., Dutt, N., and Nicolau, A. 2004. Operation tables for scheduling in the presence of incomplete bypassing. In Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. ACM Press, New York, 194--199.
[37]
Shrivastava, A., Dutt, N., Nicolau, A., and Earlie, E. 2005. Pbexplore: A framework for compiler-in-the-loop exploration of partial bypassing in embedded processors. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference. IEEE Computer Society, Washington, D.C. 1264--1269.
[38]
Shrivastava, A., Biswas, P., Halambi, A., Dutt, N., and Nicolau, A. 2006. Compilation framework for code size reduction using reduced bit-width isas. ACM Trans. Des. Autom. Electronic Syst.
[39]
Siska, C. 1998. A processor description language supporting retargetable multi-pipeline DSP program development tools. In Proceedings of the International Symposium on System Synthesis (ISSS), 31--36.
[40]
http://www.sparc.org. The SPARC Architecture Manual.
[41]
ST100 DSP-MCU Architecture. http://www.st.com. The ST100 DSP-MCU Architecture.
[42]
http://www.retarget.com. Target Compiler Technologies.
[43]
Tensilica Inc. http://www.tensilica.com. Tensilica Inc.
[44]
Tomiyama, H., Halambi, A., Grun, P., Dutt, N., and Nicolau, A. 1999. Architecture description languages for systems-on-chip design. In Proceedings of the Asia Pacific Conference on Chip Design Language, 109--116.
[45]
http://www.ics.uci.edu/˜express. Exploration framework using EXPRESSION ADL.
[46]
Zivojnovic, V., Pees, S., and Meyr, H. 1996. LISA---Machine description language and generic machine model for HW/SW co-design. In Proceedings of the IEEE Workshop on VLSI Signal Processing, 127--136.

Cited By

View all
  • (2007)Interactive presentation: Functional and timing validation of partially bypassed processor pipelinesProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266617(1164-1169)Online publication date: 16-Apr-2007

Index Terms

  1. Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs

      Recommendations

      Comments

      Please enable JavaScript to view thecomments powered by Disqus.

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      DAC '04: Proceedings of the 41st annual Design Automation Conference
      June 2004
      1002 pages
      ISBN:1581138288
      DOI:10.1145/996566
      • General Chair:
      • Sharad Malik,
      • Program Chairs:
      • Limor Fix,
      • Andrew B. Kahng
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 07 June 2004

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. Architecture description language
      2. design space exploration
      3. embedded processor
      4. programmable architecture
      5. retargetable compilation

      Qualifiers

      • Article

      Conference

      DAC04
      Sponsor:

      Acceptance Rates

      Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

      Upcoming Conference

      CHI 2025
      ACM CHI Conference on Human Factors in Computing Systems
      April 26 - May 1, 2025
      Yokohama , Japan

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)1
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 22 Dec 2024

      Other Metrics

      Citations

      Cited By

      View all
      • (2007)Interactive presentation: Functional and timing validation of partially bypassed processor pipelinesProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266617(1164-1169)Online publication date: 16-Apr-2007

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media