research-article

Frequency-Aware ESL Power Estimation for ARM Cortex-A9 Using a Black Box Processor Model

Authors:

Stefan Schürmans,

Gereon Onnebrink,

Rainer Leupers,

Xiaotao ChenAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 16, Issue 1

Article No.: 26, Pages 1 - 26

https://doi.org/10.1145/2987375

Published: 13 October 2016 Publication History

Abstract

Power estimation has become a strongly desired feature in Electronic System Level (ESL) simulations. Most existing power estimation approaches for this abstraction level require component models with observable internals. However, most ESL models of modern processors are delivered as black box components. This work presents a tool-based ESL power estimation methodology for black box models and its extension for multiple clock frequencies. The evaluation uses hardware measurements of the ARM Cortex-A9 subsystem of the OMAP4460 chip for reference. The achieved estimation error is 5% on average for fixed-frequency power models and 7% for multifrequency power models.

References

[1]

Aceplorer. 2014. Docea Aceplorer. (2014) Retrieved August 13, 2016 from http://www.doceapower.com/index.php?option=com_content8view=article8id=18Itemid=102.

[2]

Adi Ben-Israel and Thomas N. E. Greville. 2003. Generalized Inversions: Theory and Applications (2nd ed.). Springer, New York.

[3]

Luca Benini, Alessandro Bogliolo, Michele Favalli, and Giovanni De Micheli. 1998a. Regression models for behavioral power estimation. Integrated Computer-Aided Engineering 5, 2 (1998), 95--106.

Digital Library

[4]

Luca Benini, Robin Hodgson, and Polly Siegel. 1998b. System-level power estimation and optimization. In International Symposium on Low Power Electronics and Design (ISLPED’98). ACM, 173--178.

Digital Library

[5]

Rasmus Bro and Sijmen de Jong. 1997. A fast non-negativity-constrained least squares algorithm. Journal of Chemometrics 11 (September 1997), 393--401.

[6]

David Brooks, Vivek Tiwari, and Margaret Martonosi. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th International Symposium on Computer Architecture. ACM, 83--94.

Digital Library

[7]

Lieven Eeckhout and Koen De Bosschere. 2001. Early design phase power/performance modeling through statistical simulation. In Proceedings of the Symposium on Performance Analysis of Systems and Software. IEEE, 10--17.

[8]

William Fornaciari, Paolo Gubian, Donatella Sciuto, and Cristina Silvano. 1998. Power estimation of embedded systems: A hardware/software codesign approach. In Very Large Scale Integration Systems. Kluwer Academic Publishers, 249--258.

Digital Library

[9]

Tony Givargis, Frank Vahid, and Jörg Henkel. 2002. Instruction-based system-level power evaluation of system-on-a-chip peripheral cores. Very Large Scale Integration Systems (December 2002), 856--863.

Digital Library

[10]

Kim Grüttner, Philipp A. Hartmann, Tiemo Fandrey, Kai Hylla, Daniel Lorenz, Stefan Stattelmann, Björn Sander, Oliver Bringmann, Wolfgang Nebel, and Wolfgang Rosenstiel. 2014. An ESL timing and power estimation and simulation framework for heterogeneous SoCs. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. 181--190.

[11]

Matthew R. Guthaus, Jeffrey S. Ringenberg, Dan Ernst, Todd M. Austin, Trevor Mudge, and Richard B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Workload Characterization, WWC-4. IEEE CS, 3--14.

Digital Library

[12]

Chen-Wei Hsu, Jia-Lu Liao, Shan-Chien Fang, Chia-Chien Weng, Shi-Yu Huang, Wen-Tsan Hsieh, and Jen-Chieh Yeh. 2011. Power depot: Integrating IP-based power modeling with ESL power analysis for multicore SoC designs. In Proceedings of the 48th Design and Automation Conference. ACM, 47--52.

Digital Library

[13]

Nathalie Julien, Johann Laurent, Eric Senn, and Eric Martin. 2003. Power consumption modeling and characterization of the TI C6201. IEEE Micro 23 (2003), 40--49.

Digital Library

[14]

Matthias Jung, Christian Weis, Patrick Bertram, Gunnar Braun, and Norbert Wehn. 2013. Power modelling of 3D-stacked memories with TLM2.0 based virtual platforms. In Proccedings of the Synopsys User Group Conference.

[15]

Johann Laurent, Eric Senn, Nathalie Julien, and Eric Martin. 2001. High level energy estimation for DSP systems. In Proceedings of the International Workshop on Power and Timing Modeling and Optimization and Simulation PATMOS01. 3.1.1--3.1.10.

[16]

OMAP4460. 2011. OMAP4460 Multimedia Device Silicon Revision 1.x Technical Reference Manual. (2011). Retrieved August 13, 2016 from http://www.ti.com/product/omap4460.

[17]

Gereon Onnebrink, Stefan Schürmans, Florian Walbroel, Rainer Leupers, Gerd Ascheid, Xiaotao Chen, and YwhPyng Harn. 2016. Black box power estimation for digital signal processors using virtual platforms. In Proceedings of the 2016 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools (RAPIDO’16). 6:1--6:6.

Digital Library

[18]

OVP. 2015. Open Virtual Platforms simulators 20151203. (2015). Retrieved August 13, 2016 from http://ovpworld.org.

[19]

Pandaboard. 2011. OMAP4460 Pandaboard ES System Reference Manual. (2011). Retrieved August 13, 2016 from http://pandaboard.org/content/resources/references.

[20]

Santhosh Kumar Rethinagiri, Rabie ben Atitallah, and Jean-Luc Dekeyser. 2011. A system level power consumption estimation for MPSoC. In Proceedings of the 2011 International Symposium on System on Chip. IEEE, 56--61.

[21]

Felipe Rosa, Luciano Ost, Ricardo Reis, and Gilles Sassatelli. 2013. Instruction-driven timing CPU model for efficient embedded software development using OVP. In Proceedings of the 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems. 855--858.

[22]

Stefan Schürmans, Gereon Onnebrink, Rainer Leupers, Gerd Ascheid, and Xiaotao Chen. 2015. ESL power estimation using virtual platforms with black box processor models. In Proceedings of the 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. 354--359.

[23]

Stefan Schürmans, Diandian Zhang, Dominik Auras, Rainer Leupers, Gerd Ascheid, Xiaotao Chen, and Lun Wang. 2013. Creation of ESL power models for communication architectures using automatic calibration. In Proceedings of the 50th Design Automation Conference (DAC’13). ACM, 58:1--58:58.

Digital Library

[24]

Magnus Själander, Sally A. McKee, Peter Brauer, David Engdal, and Andràs Vajda. 2012. An LTE uplink receiver PHY benchmark and subframe-based power management. In Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems and Software. IEEE, 25--34.

Digital Library

[25]

Martin Streubühr, Rafael Rosales, Ralph Hasholzner, Christian Haubelt, and Jürgen Teich. 2011. ESL power and performance estimation for heterogeneous MPSoCs using SystemC. In Proceedings of the 2011 Forum on Specification and Design Languages. 1--8.

[26]

Synopsys Platform Architect. 2016. Synopsys Platform Architect. (2016). Retrieved August 13, 2016 from http://www.synopsys.com/Prototyping/ArchitectureDesign/Pages/platform-architect.aspx.

[27]

Synopsys Virtualizer. 2016. Synopsys Virtualizer. (2016). Retrieved August 13, 2016 from http://www.synopsys.com/prototyping/virtualprototyping/pages/virtualizer.aspx.

[28]

SystemC. 2014. SystemC 2.3. (2014). Retrieved August 13, 2016 from http://www.accellera.org/downloads/standards/systemc.

[29]

William Thies, Michal Karczmarek, and Saman Amarasinghe. 2002. StreamIt: A language for streaming applications. In Proceedings of the International Conference on Compiler Construction. 179--196.

Digital Library

[30]

Vivek Tiwari, Sharad Malik, and Andrew Wolfe. 1994. Power analysis of embedded software: A first step towards software power minimization. IEEE Transactions on Very Large Scale Integration Systems 2, 4 (December 1994), 437--445.

Digital Library

[31]

USB-DUXfast. 2005. USB-DUXfast Technical Specification. (2005). Retrieved August 13, 2016 from http://www.linux-usb-daq.co.uk/tech2_duxfast/.

[32]

Yossi Veller and Shabatay Matalon. 2010. Why You Should Optimize Power at the ESL. (2010). Retrieved August 13, 2016 from http://go.mentor.com/cvtq.

[33]

Reinhold P. Weicker. 1984. Dhrystone: A synthetic systems programming benchmark. Commications of the ACM (October 1984), 1013--1030.

Digital Library

[34]

Wu Ye, Narayanan Vijaykrishnan, Mahmut Kandemir, and Mary J. Irwin. 2000. The design and use of SimplePower: A cycle-accurate energy estimation tool. In Proceedings of the 37th Design Automation Conference (DAC’00). ACM, 340--345.

Digital Library

[35]

Qi Zheng, Yajing Chen, Ronald Dreslinski, Chaitali Chakrabarti, Achilleas Anastasopoulos, Scott Mahlke, and Trevor Mudge. 2013. WiBench: An open source kernel suite for benchmarking wireless systems. In Proceedings of the 2013 IEEE International Symposium on Workload Characterization. 123--132.

Cited By

Stuckmann FWeißbrich MPayá-Vayá G(2024)Energy-Aware Register Allocation for VLIW ProcessorsJournal of Signal Processing Systems10.1007/s11265-024-01930-x96:11(627-650)Online publication date: 1-Nov-2024
https://dl.acm.org/doi/10.1007/s11265-024-01930-x
Cabrera ANichita PAfonso SAlmeida FBlanco V(2023)Reliable Energy Measurement on Heterogeneous Systems–on–Chip Based EnvironmentsParallel Processing and Applied Mathematics10.1007/978-3-031-30442-2_28(371-382)Online publication date: 28-Apr-2023
https://doi.org/10.1007/978-3-031-30442-2_28
Neubauer KBeichler BHaubelt C(2020)Exact Design Space Exploration Based on Consistent ApproximationsElectronics10.3390/electronics90710579:7(1057)Online publication date: 27-Jun-2020
https://doi.org/10.3390/electronics9071057
Show More Cited By

Index Terms

Frequency-Aware ESL Power Estimation for ARM Cortex-A9 Using a Black Box Processor Model
1. Hardware
  1. Electronic design automation
    1. Modeling and parameter extraction
  2. Power and energy
    1. Power estimation and optimization

Recommendations

ESL Black Box Power Estimation: Automatic Calibration for IEEE UPF 3.0 Power Models
RAPIDO '18: Proceedings of the Rapido'18 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools

Power-aware design space exploration at early electronic system level (ESL) is highly facilitated by virtual platforms. In order to define and exchange power models, the IEEE standard 1801-2015 -- UPF has been defined to allow developers, vendors and ...
Black box power estimation for digital signal processors using virtual platforms
RAPIDO '16: Proceedings of the 2016 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools

Complex many-core architectures are seen as the solution to tackle the computational workloads of the next years. To find the best trade-off between power and performance, different processor architectures have to be considered and evaluated in a ...
Creation of ESL power models for communication architectures using automatic calibration
DAC '13: Proceedings of the 50th Annual Design Automation Conference

Power consumption is an important factor in chip design. The fundamental design decisions drawn during early design space exploration at electronic system level (ESL) have a large impact on the power consumption. This requires to estimate power already ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 16, Issue 1

Special Issue on VIPES, Special Issue on ICESS2015 and Regular Papers

February 2017

602 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/3008024

Editor:
Sandeep K. Shukla
Indian Institute of Technology, India

Issue’s Table of Contents

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 13 October 2016

Accepted: 01 August 2016

Revised: 01 June 2016

Received: 01 September 2015

Published in TECS Volume 16, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

Huawei Technologies Co., Ltd.

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
224
Total Downloads

Downloads (Last 12 months)11
Downloads (Last 6 weeks)2

Reflects downloads up to 03 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Stuckmann FWeißbrich MPayá-Vayá G(2024)Energy-Aware Register Allocation for VLIW ProcessorsJournal of Signal Processing Systems10.1007/s11265-024-01930-x96:11(627-650)Online publication date: 1-Nov-2024
https://dl.acm.org/doi/10.1007/s11265-024-01930-x
Cabrera ANichita PAfonso SAlmeida FBlanco V(2023)Reliable Energy Measurement on Heterogeneous Systems–on–Chip Based EnvironmentsParallel Processing and Applied Mathematics10.1007/978-3-031-30442-2_28(371-382)Online publication date: 28-Apr-2023
https://doi.org/10.1007/978-3-031-30442-2_28
Neubauer KBeichler BHaubelt C(2020)Exact Design Space Exploration Based on Consistent ApproximationsElectronics10.3390/electronics90710579:7(1057)Online publication date: 27-Jun-2020
https://doi.org/10.3390/electronics9071057
Führ GHamurcu SPala DGrass TLeupers RAscheid GEusse J(2019)Automatic Energy-Minimized HW/SW Partitioning for FPGA-Accelerated MPSoCsIEEE Embedded Systems Letters10.1109/LES.2019.290122411:3(93-96)Online publication date: 27-Aug-2019
https://dl.acm.org/doi/10.1109/LES.2019.2901224
Strobel MFuhr GRadetzki MLeupers R(2019)Combined MPSoC Task Mapping and Memory Optimization for Low-Power2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)10.1109/APCCAS47518.2019.8953133(121-124)Online publication date: Nov-2019
https://doi.org/10.1109/APCCAS47518.2019.8953133
Onnebrink GLeupers RAscheid GChillet D(2018)ESL Black Box Power EstimationProceedings of the Rapido'18 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools10.1145/3180665.3180667(1-6)Online publication date: 22-Jan-2018
https://dl.acm.org/doi/10.1145/3180665.3180667
Wang ZO'Boyle M(2018)Machine Learning in Compiler OptimizationProceedings of the IEEE10.1109/JPROC.2018.2817118106:11(1879-1901)Online publication date: Nov-2018
https://doi.org/10.1109/JPROC.2018.2817118
Schuermans SLeupers RSchuermans SLeupers R(2018)ARM Cortex-A9 Case StudyPower Estimation on Electronic System Level using Linear Power Models10.1007/978-3-030-01875-7_6(141-205)Online publication date: 15-Dec-2018
https://doi.org/10.1007/978-3-030-01875-7_6

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Issue’s Table of Contents