Article

Free access

VLIW-DLX simulator for educational purposes

Authors:

Miloš Bečvář,

Stanislav KahánekAuthors Info & Claims

WCAE '07: Proceedings of the 2007 workshop on Computer architecture education

Pages 8 - 13

https://doi.org/10.1145/1275633.1275636

Published: 09 June 2007 Publication History

PDF eReader

Abstract

VLIW-DLX is graphical simulator of simple VLIW processor. It is targeted to be used in undergraduate computer architecture courses. VLIW-DLX uses similar GUI to well-known WinDLX simulator and its ISA uses scalar DLX instructions as the building blocks. Simulator is implemented in Java and allows future modifications of the architecture including instruction set expansion. Paper discusses choices made in developing VLIW-DLX and its intended educational use.

References

[1]

J. A. Fisher, "Very Long Instruction Word Architectures and the ELI-512", Proceedings of the 10^th Annual International Symposium on Computer Architecture, June 1983 pp. 140--150

Digital Library

Google Scholar

[2]

R. P. Colwell, R. P. Nix, J. J. O'Donell, D. B. Papworth and P. K. Rodman, "A VLIW Architecture for a Trace Scheduling Compiler," IEEE Transactions on Computers vol.37, no.8, August 1988, pp.967--979

Digital Library

Google Scholar

[3]

B. R. Rau, D. W. L. Yen, W. Yen and R. A. Towie, "The Cydra-5 Departmental Supercomputer: Design Philosophies, Decissions, and Trade-Offs," IEEE Computer, vol.22, no.1, Jan 1989, pp.12--26, 28--30, 32--35

Digital Library

Google Scholar

[4]

L. Gwennap, "Intel, HP make EPIC disclosure". Microprocessor Report, 11(14): 1--9, October 1997.

Google Scholar

[5]

J. L. Hennessy and D. A. Patterson: "Computer Architecture: A Quatitative Approach", 4^th eddition, Morgan Kaufmann Publishers (an imprint of Elsevier), 2006, pp. 179--181

Digital Library

Google Scholar

[6]

N. Mitchell, "Philips TriMedia: a digital media convergence platform", Proceedings of WESCON/97, Santa Clara, November 1997, pp. 56--60

Crossref

Google Scholar

[7]

J. A. Fisher, P. Faraboschi, C. Young: "Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools", Morgan Kaufmann Publishers (an imprint of Elsevier), 2005

Google Scholar

[8]

On web http://www.trimaran.org/

Google Scholar

[9]

S. Aditya, B. R. Rau and V. Kathail: "Automatic architectural synthesis of VLIW and EPIC processors". In Proceedings of 12th international symposium on System Synthesis. November, 1999, pp.2--7.

Digital Library

Google Scholar

[10]

http://www.vliw.org/book/downloads.htm

Google Scholar

[11]

H. Gruenbacher, M. Khosravipour: "WinDLX and MIPSim Pipeline Simulators for Teaching Computer Architecture", Proceedings of IEEE Symposium and Workshop on Engineering of Computer Based Systems (ECBS'96) Friedrichshafen, 1996, GERMANY

Digital Library

Google Scholar

[12]

J. L. Hennessy and D. A. Patterson: "Computer Architecture: A Quatitative Approach", 1^st eddition, Morgan Kaufmann Publishers, 1990

Digital Library

Google Scholar

[13]

M. Bečvář: "Teaching Basics of Instruction Pipelining with HDLDLX", Proceedings of Workshop on Computer Architecture Education, Munchen 2004, pp.74--78

Digital Library

Google Scholar

Cited By

View all

Ly CNorris COgden CGamess E(2022)LY86-64Proceedings of the 2022 ACM Southeast Conference10.1145/3476883.3520224(31-37)Online publication date: 18-Apr-2022
https://dl.acm.org/doi/10.1145/3476883.3520224
Yang XZeng MZhang Y(2015)Implementing and optimizing of entire system toolkit of VLIW DSP processors for embedded sensor-based systemsScientific Programming10.1155/2015/5078962015(16-16)Online publication date: 1-Jan-2015
https://dl.acm.org/doi/10.1155/2015/507896
Bhardwaj NSenftleben MSchneider KTörngren M(2014)AbacusProceedings of the WESE'14: Workshop on Embedded and Cyber-Physical Systems Education10.1145/2829957.2829959(1-8)Online publication date: 12-Oct-2014
https://dl.acm.org/doi/10.1145/2829957.2829959
Show More Cited By

Recommendations

Fast simulation of systems embedding VLIW processors
CODES+ISSS '12: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Virtual prototyping of MPSoCs requires fast processor simulation models. Dynamic binary translation is an efficient technology for instruction set simulation, but as it is basically used for effortless code migration, it targets mostly general purpose ...
Dynamically Scheduling VLIW Instructions

Very long instruction word (VLIW) machines potentially provide the most direct way to exploit instruction-level parallelism; however, they cannot be used to emulate current general-purpose instruction set architectures. In addition, programs scheduled ...
Evaluation of scheduling techniques on a SPARC-based VLIW testbed
MICRO 30: Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture

The performance of Very Long Instruction Word (VLIW) microprocessors depends on the close cooperation between the compiler and the architecture. This paper evaluates a set of important compilation techniques and related architectural features for VLIW ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

WCAE '07: Proceedings of the 2007 workshop on Computer architecture education

June 2007

76 pages

ISBN:9781595937971

DOI:10.1145/1275633

Conference Chair:
Edward F. Gehringer
North Carolina State University

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 09 June 2007

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 9 of 10 submissions, 90%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
735
Total Downloads

Downloads (Last 12 months)88
Downloads (Last 6 weeks)4

Reflects downloads up to 16 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ly CNorris COgden CGamess E(2022)LY86-64Proceedings of the 2022 ACM Southeast Conference10.1145/3476883.3520224(31-37)Online publication date: 18-Apr-2022
https://dl.acm.org/doi/10.1145/3476883.3520224
Yang XZeng MZhang Y(2015)Implementing and optimizing of entire system toolkit of VLIW DSP processors for embedded sensor-based systemsScientific Programming10.1155/2015/5078962015(16-16)Online publication date: 1-Jan-2015
https://dl.acm.org/doi/10.1155/2015/507896
Bhardwaj NSenftleben MSchneider KTörngren M(2014)AbacusProceedings of the WESE'14: Workshop on Embedded and Cyber-Physical Systems Education10.1145/2829957.2829959(1-8)Online publication date: 12-Oct-2014
https://dl.acm.org/doi/10.1145/2829957.2829959
Peng Wang Jianxin Yang Biao Wang (2008)Simple-VLIW: A fundamental VLIW architectural simulation platform2008 Asia Simulation Conference - 7th International Conference on System Simulation and Scientific Computing10.1109/ASC-ICSC.2008.4675563(1258-1266)Online publication date: Oct-2008
https://doi.org/10.1109/ASC-ICSC.2008.4675563

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Fast simulation of systems embedding VLIW processors

Dynamically Scheduling VLIW Instructions

Evaluation of scheduling techniques on a SPARC-based VLIW testbed