article

Free access

Effective compiler support for predicated execution using the hyperblock

Authors:

Roger A. BringmannAuthors Info & Claims

ACM SIGMICRO Newsletter, Volume 23, Issue 1-2

Pages 45 - 54

https://doi.org/10.1145/144965.144998

Published: 10 December 1992 Publication History

PDF eReader

References

[1]

R. A. Towle, Control and Data Dependence }or Program Transformations. PhD thesis, Department of Computer Science, University of Illinois, Urbana-Champaign, IL, 1976.

Digital Library

Google Scholar

[2]

J.R. Allen, K. Kennedy, C. Porterfield, and J. Warren, "Conversion of control dependence to data dependence," in Proceedings of the l Oth A CM Symposium on Principles of Programming Languages, pp. 177-189, January 1983.

Digital Library

Google Scholar

[3]

J. C. H. Park and M. S. Schlansker, "On predicated execution,'' Tech. Rep. HPL-91-58, HP Laboratories, Palo Alto, CA, May 1991.

Google Scholar

[4]

B. R. Rau and C. D. Glaeser, "Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing," in Proceedings of the 20th Annual Workshop on Microprogramming and Microarchitecture, pp. 183-198, October 1981.

Digital Library

Google Scholar

[5]

M. S. Lean, "Software pipellning: An effective scheduling technique for VLIW machines," in Proceedings of the A CM SIGPLAN 1988 Conference on Programming Language Design and Implementation, pp. 318-328, June 1988.

Digital Library

Google Scholar

[6]

A. Aiken and A. Nicolau, "Optimal loop parallelization," in Proceedings of the ACM SiGPLAN 1988 Conference on Pro. gramming Language Design and Implementation, pp. 308- 317, June 1988.

Digital Library

Google Scholar

[7]

B. R. Rau, D. W. L. Yen, W. Yen, and R. A. Towle, "The Cydra 5 departmental supercomputer," IEEE Computer, pp. 12-35, January 1989.

Digital Library

Google Scholar

[8]

J. C. Dehnert, P. Y. T. Hsu, and J. P. Bratt, "Overlapped loop support in the Cydra 5," in Proceedings of the 17th International Symposium on Computer Architecture, pp. 26- 38, May 1989.

Digital Library

Google Scholar

[9]

P. Y. T. Hsu and E. S. Davidson, "Highly concurrent scalar processing," in Proceedings of the 13th International Symposium on Computer Architecture, pp. 386-395, June 1986.

Digital Library

Google Scholar

[10]

P. P. Chang, S. A. Mahlke, W. Y. Chen, N. J. Warter, and W. W. Hwu, "IMPACT: An architectural framework for multiple-instruction-issue processors," in Proceedings of the 18th International Symposium on Computer Architecture, pp. 266-275, May 1991.

Digital Library

Google Scholar

[11]

W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Water, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery, "The superblock: An effective structure for VLiW and superscalar compilation," To appear Journal of Supercomput. ing, january 1993.

Digital Library

Google Scholar

[12]

J. Ferrante, K. J. Ottenstein, and J. D. Warren, "The program dependence graph and its use in optimization," A CM Transactions on Programming Languages and Systems, vol. 9, pp. 319-349, July 1987.

Digital Library

Google Scholar

[13]

P. Tirumalai, M. Lee, and M. Schlansker, "Parallellzation of loops with exits on pipelined architectures," in Proceedings of Supercomputing '90, November 1990.

Digital Library

Google Scholar

[14]

S.A. Mahlke, W. Y. Chen, W. W. Hwu, B. R. Rau, and M. S. Schlansker, "Sentinel scheduling for VLIW and superscalar processors," in Proceedings of 5th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1992.

Digital Library

Google Scholar

[15]

E. Morel and C. Renviose, "Global optimization by suppression of partial redundancies," Communications of the A CM, pp. 96-103, February 1979.

Digital Library

Google Scholar

Cited By

View all

Herklotz YWickerson J(2024)Hyperblock Scheduling for Verified High-Level SynthesisProceedings of the ACM on Programming Languages10.1145/36564558:PLDI(1929-1953)Online publication date: 20-Jun-2024
https://dl.acm.org/doi/10.1145/3656455
Maroun ESchoeberl MPuschner P(2024)Two-Step Register Allocation for Implementing Single-Path Code2024 IEEE 27th International Symposium on Real-Time Distributed Computing (ISORC)10.1109/ISORC61049.2024.10551362(1-12)Online publication date: 22-May-2024
https://doi.org/10.1109/ISORC61049.2024.10551362
Yu TRagheb OWicklund SAnderson J(2024)MLIR-to-CGRA: A Versatile MLIR-Based Compiler Framework for CGRAs2024 IEEE 35th International Conference on Application-specific Systems, Architectures and Processors (ASAP)10.1109/ASAP61560.2024.00045(184-192)Online publication date: 24-Jul-2024
https://doi.org/10.1109/ASAP61560.2024.00045
Show More Cited By

Recommendations

Systematic compilation for predicated execution
The effects of predicated execution on branch prediction
MICRO 27: Proceedings of the 27th annual international symposium on Microarchitecture

High performance architectures have always had to deal with the performance limiting impact of branch operations. Microprocessor designs are going to have to deal with this problem as well, as they move towards deeper pipelines and support for multiple ...
Using Predicated Execution to Improve the Performance of a Dynamically Scheduled Machine with Speculative Execution

Conditional branches incur a severe performance penalty in wide-issue, deeply pipelined processors. Speculative execution(1, 2) and predicated execution(3---9) are two mechanisms that have been proposed for reducing this penalty. Speculative execution ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ACM SIGMICRO Newsletter Volume 23, Issue 1-2

Dec. 1992

300 pages

ISSN:1050-916X

DOI:10.1145/144965

Editor:
Wen-mei Hwu

Issue’s Table of Contents

MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture
December 1992
301 pages
ISBN:0818631759
Chairman:
Wen-mei Hwu

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 December 1992

Published in SIGMICRO Volume 23, Issue 1-2

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

311
Total Citations
View Citations
2,172
Total Downloads

Downloads (Last 12 months)269
Downloads (Last 6 weeks)52

Reflects downloads up to 25 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Herklotz YWickerson J(2024)Hyperblock Scheduling for Verified High-Level SynthesisProceedings of the ACM on Programming Languages10.1145/36564558:PLDI(1929-1953)Online publication date: 20-Jun-2024
https://dl.acm.org/doi/10.1145/3656455
Maroun ESchoeberl MPuschner P(2024)Two-Step Register Allocation for Implementing Single-Path Code2024 IEEE 27th International Symposium on Real-Time Distributed Computing (ISORC)10.1109/ISORC61049.2024.10551362(1-12)Online publication date: 22-May-2024
https://doi.org/10.1109/ISORC61049.2024.10551362
Yu TRagheb OWicklund SAnderson J(2024)MLIR-to-CGRA: A Versatile MLIR-Based Compiler Framework for CGRAs2024 IEEE 35th International Conference on Application-specific Systems, Architectures and Processors (ASAP)10.1109/ASAP61560.2024.00045(184-192)Online publication date: 24-Jul-2024
https://doi.org/10.1109/ASAP61560.2024.00045
Maroun ESchoeberl MPuschner P(2024)Predictable and optimized single-path code for predicated processorsJournal of Systems Architecture10.1016/j.sysarc.2024.103214154(103214)Online publication date: Sep-2024
https://doi.org/10.1016/j.sysarc.2024.103214
Hussein EWaschneck BMayr C(2024)Automating application-driven customization of ASIPs: A surveyJournal of Systems Architecture10.1016/j.sysarc.2024.103080148(103080)Online publication date: Mar-2024
https://doi.org/10.1016/j.sysarc.2024.103080
Golestani HSen RYoung VGupta GRauchwerger LCameron KNikolopoulos DPnevmatikatos D(2022)CalipersProceedings of the 36th ACM International Conference on Supercomputing10.1145/3524059.3532390(1-14)Online publication date: 28-Jun-2022
https://dl.acm.org/doi/10.1145/3524059.3532390
Liu LWei SZhu JDeng CLiu LWei SZhu JDeng C(2022)Technical Difficulties and Development TrendSoftware Defined Chips10.1007/978-981-19-7636-0_3(135-166)Online publication date: 15-Nov-2022
https://doi.org/10.1007/978-981-19-7636-0_3
Wei SLiu LZhu JDeng CWei SLiu LZhu JDeng C(2022)Compilation SystemSoftware Defined Chips10.1007/978-981-19-6994-2_4(197-311)Online publication date: 21-Oct-2022
https://doi.org/10.1007/978-981-19-6994-2_4
Zhang YZhang NZhao TVilim MShahbaz MOlukotun KMartínez JDuato JJohn L(2021)SARAProceedings of the 48th Annual International Symposium on Computer Architecture10.1109/ISCA52012.2021.00085(1041-1054)Online publication date: 14-Jun-2021
https://dl.acm.org/doi/10.1109/ISCA52012.2021.00085
Liolli ARagheb OAnderson J(2021)Profiling-Based Control-Flow Reduction in High-Level Synthesis2021 International Conference on Field-Programmable Technology (ICFPT)10.1109/ICFPT52863.2021.9609816(1-6)Online publication date: 6-Dec-2021
https://doi.org/10.1109/ICFPT52863.2021.9609816
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Systematic compilation for predicated execution

The effects of predicated execution on branch prediction

Using Predicated Execution to Improve the Performance of a Dynamically Scheduled Machine with Speculative Execution