Nothing Special   »   [go: up one dir, main page]

skip to main content
research-article

A Survey of Digital Design Reuse

Published: 01 May 2001 Publication History

Abstract

The authors survey recent advances in digital design reuse. They stress the need for effective strategies that accommodate reuse throughout the entire design process.

References

[1]
International Technology Roadmap for Semiconductors, Sematech, Austin, Tex., 1999.
[2]
V. Preis, et. al, "Reuse Scenario for the VHDL-Based Hardware Design Flow," Proc. European Design Automation Conf. with EURO-VHDL 95, IEEE CS Press, Los Alamitos, Calif., 1995, pp. 464-469.
[3]
M. Schuetz, "How to Efficiently Build VHDL Testbenches," Proc. European Design Automation Conf. EURO-VHDL 95, IEEE CS Press, Los Alamitos, Calif., 1995, pp. 554-559.
[4]
J. Pridmore, et al, "Model-Year Architectures for Rapid Prototyping," J. VLSI Signal Processing, vol. 15, no. 1 /2, 1997, pp. 83-96.
[5]
M. Keating and P. Bricaud, Reuse Methodology Manual for System-on-a-Chip Designs, Kluwer Academic Publishers, Norwell, Mass., 1998.
[6]
P. Jha and N. Dutt, "High-Level Library Mapping for Arithmetic Components," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 4, no. 2, June 1996, pp. 157-169.
[7]
P. Jha S. Parameswaran and N. Dutt, "Reclocking Controllers for Minimum Execution Time," IEICE Trans. Fundamentals of Electronics, Communications and Computer Sciences, vol. E78-A, no. 12, Dec 1995, pp. 1715-1721.
[8]
R. Passerone J. Rowson and A. Sangiovanni-Vicentelli, "Automatic Synthesis of Interfaces between Incompatible Protocols," Proc. 35th ACM/IEEE Design Automation Conf., ACM Press, New York, 1998, pp. 8-13.
[9]
M. Radetzki W. Putzke-Roming and W. Nebel, "A Unified Approach to Object-Oriented VHDL," J. Information Science and Engineering, vol. 14, no. 3, 1998, pp. 523-545.
[10]
Proc. Int'l Workshop IP Based Synthesis and System Design, IEEE CS Press, Los Alamitos, Calif., 1998.
[11]
A. Kahng, et al., "Watermarking Techniques for Intellectual Property Protection," Proc. IEEE/ACM Design Automation Conf., ACM Press, New York, 1998, pp. 190-195.
[12]
A. Oliveira, "Robust Techniques for Watermarking Sequential Circuits," Proc. IEEE/ACM Design Automation Conf., ACM Press, New York, 1999, pp. 837-842.
[13]
M. Jacome and S. Director, "A Formal Basis for Design Process Planning and Management," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 10, Oct. 1996, pp. 1197-1211.
[14]
D. Gajski, et al., Specification and Design of Embedded Systems, Prentice Hall, Upper Saddle River, N.J., 1994.
[15]
W. Chang A. Kalavade and E. Lee, "Effective Heterogeneous Design and Cosimulation," Hardware/Software Co-design, G. DeMicheli and M. Sami, eds., NATO ASI Series vol. 310, Kluwer Academic Publishers, Norwell, Mass., 1996.
[16]
E. Lee and A. Sangiovanni-Vincentelli, "A Framework for Comparing Models of Computation," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 12, 1998, pp. 1217-1229.
[17]
H.P. Peixoto, et al., "The Design Space Layer: Supporting Early Design Space Exploration for Core Based Designs," Proc. ACM/IEEE Design, Automation and Test in Europe (DATE 99), ACM Press, New York, 1999, pp. 676-683.
[18]
E. Girczyc and S. Carlson, "Increasing Design Quality and Engineering Productivity through Design Reuse," Proc. ACM/IEEE Design Automation Conf., ACM Press, New York, 1993, pp. 48-53.
[19]
"After the PC," The Economist, Sept. 12 1998, pp. 79-81.
[20]
G. De Micheli and M. Sami, eds., Hardware/Software Codesign, Kluwer Academic Publishers, Norwell, Mass., 1996.
[21]
D. Gajski, et al., Specification and Design of Embedded Systems, Prentice Hall, Upper Saddle River, N.J., 1994.
[22]
K. Keutzer and D. Sylvester, "Chip-Level Assembly Is the Key to DSM Design," Proc. ACM/IEEE Int'l Workshop Timing Issues in the Specification and Synthesis of Digital Systems (TAU 99), ACM Press, New York, 1999, pp. 23-24.

Cited By

View all
  • (2010)Embedded architecture description languageJournal of Systems and Software10.1016/j.jss.2009.09.04383:2(235-252)Online publication date: 1-Feb-2010
  • (2009)A BBN-based framework for adaptive IP-reuseProceedings of the 6th FPGAworld Conference10.1145/1667520.1667521(12-17)Online publication date: 10-Sep-2009
  • (2008)Active control and digital rights management of integrated circuit IP coresProceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems10.1145/1450095.1450129(227-234)Online publication date: 19-Oct-2008
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Design & Test
IEEE Design & Test  Volume 18, Issue 3
May 2001
123 pages

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 May 2001

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 17 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2010)Embedded architecture description languageJournal of Systems and Software10.1016/j.jss.2009.09.04383:2(235-252)Online publication date: 1-Feb-2010
  • (2009)A BBN-based framework for adaptive IP-reuseProceedings of the 6th FPGAworld Conference10.1145/1667520.1667521(12-17)Online publication date: 10-Sep-2009
  • (2008)Active control and digital rights management of integrated circuit IP coresProceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems10.1145/1450095.1450129(227-234)Online publication date: 19-Oct-2008
  • (2008)Component-Based Abstraction and RefinementProceedings of the 10th international conference on Software Reuse: High Confidence Software Reuse in Large Systems10.1007/978-3-540-68073-4_4(39-51)Online publication date: 25-May-2008
  • (2006)Multi-sensor configurable platform for automotive applicationsProceedings of the conference on Design, automation and test in Europe: Designers' forum10.5555/1131355.1131402(219-220)Online publication date: 6-Mar-2006
  • (2006)Component-based hardware/software co-verificationProceedings of the Fourth ACM/IEEE International Conference on Formal Methods and Models for Co-Design10.1109/MEMCOD.2006.1695897(27-36)Online publication date: 1-Jan-2006
  • (2006)A core generator for arithmetic cores and testing structures with a network interfaceJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2004.12.00652:1(1-12)Online publication date: 1-Jan-2006
  • (2005)MP coreProceedings of the 42nd annual Design Automation Conference10.1145/1065579.1065658(297-302)Online publication date: 13-Jun-2005

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media