Article

Free access

A reuse scenario for the VHDL-based hardware design flow

Authors:

Viktor Preis,

Renate Henftling,

Markus Schütz,

Sabine März-RösselAuthors Info & Claims

EURO-DAC '95/EURO-VHDL '95: Proceedings of the conference on European design automation

Pages 464 - 469

Published: 01 December 1995 Publication History

PDF eReader

References

[1]

BEIZER: Software Testing Techniques, Van Nostrand Reinhold, New York, 1990.

Digital Library

Google Scholar

[2]

Bl~ml M., Kierdorf B., Lenzen M., Pawlak A.: A Methodology for the Development of High Quality Standard - Cell Models in VHDL, VHDL Forum for CAD in Europe, Spain, April, 1992.

Google Scholar

[3]

Bl~ml M., Lenzen M.,Pawlak A.: A Workbench for Generation of Component Models, EURO-DAC, Hamburg, September 1993.

Google Scholar

[4]

Dutt N. et al.: Panel: Design Reuse - Fact or Fiction, 31st Design Automation Conference, San Diego, California, June 1994.

Digital Library

Google Scholar

[5]

SYNOPSYS, DesignWareTM Manuals

Google Scholar

[6]

Findlay EA., Dickinson B., Harris M.: Production of Generic, Synthesisable ASIC Description Using VHDL, VHDL-Forum, 1993.

Google Scholar

[7]

Girczyc E., Carlson S.: Increasing Design Quality and Engineering Productivity through Design Reuse, Procedeedings of the 30th Design Automation Conference, Dallas, Texas, June 1993.

Digital Library

Google Scholar

[8]

W. Hack, C. Mayer, Supporting Tools for a VHDL Coding Standard; VFE Spring'94, Tremezzo Lago di Como, Italy, April 1994.

Google Scholar

[9]

Jeffrey J. Joyce, John E Van Tassel, Fully generic description of hardware in VHDL, Proceedings of the IFIP WG 10.2, CHDL, Marseille, France, April 1991.

Google Scholar

[10]

Keutzer K., Three competing Design Methodologies for ASIC's: Architectural Synthesis, Logic Synthesis and Module Generation, 26th Design Automation Conference, 1989

Digital Library

Google Scholar

[11]

Liggesmeyer, Peter: Modultest und Modulverifikation, (transl. title: Module Test and Module Verification) BI-Wissenschafts-Verlag, 1990, Mannheim, Germany.

Google Scholar

[12]

IEEE Standard VHDL Language Reference Manual. Institute of Electrical and Electronics Engineers, 1988, 1992.

Google Scholar

[13]

Preis V., Koster M., Sch~tz M., Smola M.: VHDL- Modellierungshandbuch (transl. title: VHDL Modeling Guidelines). Siemens Internal Textbook, Dec. 1993.

Google Scholar

[14]

Preis V.: An Approach to Complex and Self-Generating VHDL Models for Simulation and Synthesis, VHDL- Forum, Tremezzo, Italy, April 1994.

Google Scholar

[15]

Preis V., Mfirz-R6ssel S.: Aspects of Modeling a Library of Complex and Highly Flexible Components in VHDL, Workshop on Libraries, Componente Modeling, and Quality Assurance, Nantes, France, April 1995.

Google Scholar

[16]

Runner J. Scott: Considerations When Implementing a Design Reuse Methodology, Synopsys Methodology Notes, March 1994.

Google Scholar

[17]

Scuito D., Balboni A., et al: A Set of Tools for VHDL- Code Quality Evaluation, VHDL-Forum, 1994.

Google Scholar

[18]

SYNOPSYS, Design CompilerTM Manuals

Google Scholar

[19]

VSS / SYNOPSYS Sys1076/Mentor Graphics Corp Voyager/IKOS

Google Scholar

Cited By

View all

Jacome MPeixoto H(2001)A Survey of Digital Design ReuseIEEE Design & Test10.1109/54.92280618:3(98-107)Online publication date: 1-May-2001
https://dl.acm.org/doi/10.1109/54.922806
Peixoto HJacome MRoyo ALopez J(1999)The design space layerProceedings of the conference on Design, automation and test in Europe10.1145/307418.307587(131-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307587
Reutter ARosenstiel W(1999)An efficient reuse system for digital circuit designProceedings of the conference on Design, automation and test in Europe10.1145/307418.307444(9-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307444
Show More Cited By

Index Terms

A reuse scenario for the VHDL-based hardware design flow
1. Software and its engineering
  1. Software creation and management
    1. Software development techniques
      1. Reusability

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

EURO-DAC '95/EURO-VHDL '95: Proceedings of the conference on European design automation

December 1995

640 pages

ISBN:0818671564

Chairman:
Gerald Musgrave
Brunel Univ., Uxbridge, Middlesex, UK

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 December 1995

Check for updates

Qualifiers

Article

Conference

EuroDAC95

Sponsor:

SIGDA

EuroDAC95: European Design Automation Conference

September 18 - 22, 1995

Brighton, England

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
286
Total Downloads

Downloads (Last 12 months)47
Downloads (Last 6 weeks)7

Reflects downloads up to 17 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Jacome MPeixoto H(2001)A Survey of Digital Design ReuseIEEE Design & Test10.1109/54.92280618:3(98-107)Online publication date: 1-May-2001
https://dl.acm.org/doi/10.1109/54.922806
Peixoto HJacome MRoyo ALopez J(1999)The design space layerProceedings of the conference on Design, automation and test in Europe10.1145/307418.307587(131-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307587
Reutter ARosenstiel W(1999)An efficient reuse system for digital circuit designProceedings of the conference on Design, automation and test in Europe10.1145/307418.307444(9-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307444
Böttger JAgsteiner KMonjau DSchulze SDewilde PRammig FMusgrave G(1998)An object-oriented model for specification, prototyping, implementation and reuseProceedings of the conference on Design, automation and test in Europe10.5555/368058.368157(303-311)Online publication date: 23-Feb-1998
https://dl.acm.org/doi/10.5555/368058.368157
Koegst MConradi PGarte DWahl MDewilde PRammig FMusgrave G(1998)A systematic analysis of reuse strategies for design of electronic circuitsProceedings of the conference on Design, automation and test in Europe10.5555/368058.368152(292-296)Online publication date: 23-Feb-1998
https://dl.acm.org/doi/10.5555/368058.368152
Mrva MDewilde PRammig FMusgrave G(1998)Enhanced reuse and teamwork capabilities for an object-oriented extension of VHDLProceedings of the conference on Design, automation and test in Europe10.5555/368058.368140(250-256)Online publication date: 23-Feb-1998
https://dl.acm.org/doi/10.5555/368058.368140
Schneider C(1997)A Methodology for Hardware Architecture Trade-off at Different Levels of AbstractionProceedings of the 1997 European conference on Design and Test10.5555/787260.787717Online publication date: 17-Mar-1997
https://dl.acm.org/doi/10.5555/787260.787717
Lehmann GWunder BMüller-Glaser KRutenbar ROtten R(1997)Basic concepts for an HDL reverse engineering tool-setProceedings of the 1996 IEEE/ACM international conference on Computer-aided design10.5555/244522.244544(134-141)Online publication date: 1-Jan-1997
https://dl.acm.org/doi/10.5555/244522.244544
Schumacher GNebel WSymonds GNebel W(1996)Object-oriented hardware modelling—where to apply and what are the objects?Proceedings of the conference on European design automation10.5555/252471.252543(428-433)Online publication date: 20-Sep-1996
https://dl.acm.org/doi/10.5555/252471.252543
Lehmann GMüller-Glaser KWunder BSymonds GNebel W(1996)A VHDL reuse workbenchProceedings of the conference on European design automation10.5555/252471.252541(412-417)Online publication date: 20-Sep-1996
https://dl.acm.org/doi/10.5555/252471.252541

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Extensões Para Design de Hardware Digital Em Aplicações Aeroespaciais

Redes de petri e VHDL na especificação de controladores paralelos / Petri Nets and VHDL in the Parallel Controllers Specification

Algorithm and Hardware Design for Image Restoration